



	Shi Annound	1 83						Invite a Friend	
	my vocamin	, ,	y - w. + como	,	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	, ,	 	 	
Por	ticks Choose	7							
Ad	d to								
por	tfolio								
Or .	add to a new	errorg.							

Title:	REMOTE MEASUREMENT UNIT WITH INTEGRATED LINE M AND CONDITIONING FUNCTIONALITY	EASUREMENT						
Document Type and Number:	Wipo Patent WO/1995/022221 Kind Code: A1							
Link to this page:	http://www.freepatentsonline.com/WO1995022221.html							
Abstract:	A processor-controlled integrated telephone fine measurement and conditioning apparatus installable at a remote sile provides a multiplicity of measurement and conditioning functions that are selectively executable in response to command size under nor a supervisory command size. The dutal measurement and conditioning capabilities of the architecture of the present invention impart both virtual remote measurement unit (RMU) Indicated with a virtual restallate access unit (RMU) Introducially flat ray be individually accessed and controlled. The RMU operates primarily as a test head that performs mechanized loop testing (MLT) lastis, while the MAU is operative to impart prescribed electrical conditions to a specified line obtaint. When controlledly accessed to operative a virtual RMU, the present invention responds to manufactors from a command set floop maintenance operations system) and performs single-line domand lests on a line provided by a pair gain system. To operate as an AMU, the system receives commands from a direct access test unit (DATU) and performs line conditioning functions on the test line provided by the peir gain system.							
Inventors:	Foster, Denek G Siu, Zdward Kam Wah Pierce Ben A, Kennady, Micael Schilliad Onofito Knighl Alex							
Application Number:	PCT/US1995/001714							
Filling Date:	02/07/1995							
Publication Cate:	06/17/1995							
Referenced by:	View patents that cite this paterd							
Export Citation:	Click for automatic bibliography generation							
Assignee:	HARRIS CORPORATION.							
International Classes:	H04M3/26; H04M3/30							
Claims:	WHAT IS CLAIMED							
	1. For use with a communication system hering a superivacing facility, and one or monitorin herinoth interest in the size of subscriber termination equipment output direction may be its a test apparatus which is installable at a respective one of said plurality of remote attended to the size of the size of the size of said plurality of remote attended to the size of the si	ited and conditioned, is and is operative if network lines and is a shared circuit anized loop testing of it prescribed electrical						

access circuitry being individually accessible and controllable by way of command messages coupled thereto by way of said supervisory facility.

- An apparatus according to claim 1, wherein said virtual remote measurement circuitry is operative, in response to instructions, from a loop marrierisance operations system, to perform singletine demand tests on a test line circuit described by a cair onia system.
- An apparatus according to claim 1, wherein said virtual metallic access circuitry is operative, in response
  to insurations from a direct access test unit, to perform line conditioning functions on a line circuit
  distincted by a pair pair system.
- 4. An apparatus according to olam 1, wherein said virtual remote measurement creatity of said shared circuital architecture includes remote measurement creatity, which is controllably operative in potential to predict the control as a pluratity of measurements and a test time circuit, said pluratily of measurements including AC and DC voltages and current measurement relatance and capacitance measurements, analysis of rotary distiplicies, distinct, and dual fore multi-frequency tones, and the measurement of signal transmission levels on said feet time circuit.
- 5 An apparatus according to claim 4, wherein said resistance and capacitance measurements include measurements between tip and ground, ring and ground, and fip and ring portions of said test line circuit.
- 6. An apparatus according to claim 4, wherein said virtual remote measurement circuitry of said shared circuit architecture is controllabily operative to generate first tones, and to allow test personnel to establish caliback and afternatively monitor addy nations talk and enform tests on a securate telephone line.
- 7. An apparatus according to claim 1, wherein said virtual metallic access circularly of said shared circuit architecture includes metallia coses circuity withis lacordinable) propriative to place a teal fine in a seincted one of a plurality of conditions including opining the line, shunting flip to ring, or shunting either or both of the sent input or coround.
- 8 An apparatus according to claim 1, wherein said virtual metallic access circuitry of said shared crowd architecture includes metallic access circuitry which is controllably operative to apply highlavel metallic times to tip and ring, or single-ledied tones individually to the tip or fing side of a test limit.
- 9. An , apparatus according to claim 1, wherein said virtual metallic access circuitry of said shared circuit architecture includes metallic access circuitry which is controllably operative to cause a line condition to be maintained on the line for a prescribed period of time following disconnect.
- 10. An apparatus according to claim 1, wherein said Integrated circuit architecture includes a central processing unit, which is operative to execute respective instructions of operating system firmware that is stored in a memory just including a remodely reprogrammable memory system, through the execution of which said central processing unit controls remote measurement or metallic access functionality and operation in accordance with commands communicated to said apparatus from said supervisory site.
- 11. An apparatus according to claim 10, wherein said remotely reprogrammable memory system comprises dual electrizationally reprogrammable flash memory systems, one of which flash memory systems is online and the other of which is offline as a quasi redundant memory system;
- 12. An apparatus according to claim 10, wherein said remotely reprogrammable memory system comprises dual electrosically languageammable flash memory systems, which contain respective first and second versions of said operating system formware.
- 13. An apparatus according to claim 11, wherein said integrated circuit architecture includes a bootup control circuit which is operative to access aid central processing unit to boot up in a presented given one of said dual firsh memory systems.
- 14. An apparatus according to claim 13, wherein said bootup control circuit includes a reset control circuit within be perately; irresponse to a modification of operating system fitnware to cause east central processing unit to execute the operating system firmware in that one of said dual flash memory system where the modification of operating system firmware in that one of
- 15. An apparatus according to claim 10, wherein said memory unit includes auxiliary random access memory and a memory access controller which is operative to prevent corruption of the contents of said random access memory in the event of a power cuttings.
- 16. An apparatus according to claim 15, wherein said memory access controller is operative to couple a prescribed auditary power supply to said memory unit to preserve contents thereof during a power outage;
- 17. An apparatus according to claim 10, wherein said 'integrated circuit architecture includes a plurality of test and conditioning relays that are operated under control of said central processing unit so as a interconnect selected circuit components of said integrated circuit architecture in a prescribed functional.

connectivity path to a feet line circuit for a given remote measurement operation or a given metallic access operation.

- 18. An apparatus according to claim 10, wherein said apparatus further noticides a communication into coupled to said central processing unit and an external communication fint to which said supervisory site is coupled, and being operative to interface command and response messages between said central reconstitution and said supervisory site.
- 19. An apparatus according to cism 15, wherein said communication und includes a modern und which is operative to carry out digital data communications between said supervisory site and said contral processing unit at a selected one of a parafility of baud rates by inhality its baud rate to default baud rate corresponding to the highest baud rate at which said modern is operative to communicate with said supervisory site, and then treatively changing its baud rate, as precessing, based upon an examination of prescribed contents of a message from said supervisory site, until the baud rate of said modern matches that of said sourchavery site.
- 20. An apparatus according to ciaim 15, wherein seld communication unif further includes a data access arrangement for a belephone line interface, and actional telephone line signalling circuitry which is controllably operative to present an cilinox conductor, generate dual fore multifurquency or rotary dial signals, dated ringing signals, carrier, caffeorgess and anniversion signals.
- 21. An apparatus according to daim. 10, wherein said shared circuit architecture motudes timer/locunter circuitry which is operatine under control of said central processing unit to generate a curvality of digitally sourced clock signals, and an AC signal source unit containing snating filter, amplifier and signal conditioning circuitry, which is operative generate analog forces having prescribed electrical characteristics in accordance with selected onces of said digitally sourced clock signals and threely generate variable amplitude audio band tones, including dust tone mutilificquency forces, feet tones, ringback forces, and a reference tone for fine capacitioner measurements.
- 2.2 An apparatus according to claim 10, wherein said shared circuit architecture includes a DC source unticontaining intercoupled vollage reference, digitationalog conventer circuitry, and a selectable source resistor stage for generating a prescribed DC stimulus to be applied to a letal fine.
- 23. An apparatus according to claim 10, wherein sold shared circuit architecture includes detector circuitry which is operative unider control of said central processing units to selectively detect due tone mutifrequency signaffing, external closed confact alarms, and an offnoix condition of a feet line circuit, and selectively perform high impedance and low impedance promitioning of feet line conditions over the monitor line, detect single frequency pulsee employed for rotary dial analysis, or detect phase difference intervals between the affordation of the circuit line, detect single frequency pulsee employed for rotary dial analysis, or detect phase difference intervals between the first plant of the circuit line.
- 24. An appearatus according to claim 10, wherein said shared directl architecture includes a termination resistor network, voltage directly and current shunt resistor networks, an ACRMS DC converter, and an analogicalistal converter, selectively intercoupled under control of said central processing unit for performing DC measurements of a feet line circuit.
- 26. An apparatus according to claim 17, wherein seid shared direct architecture includes a voltage divider network and an analogist digital converter and otherein said renot measurement circustry is controllably operative to measure DC voltage conditions of said test line circuit through said test and conditioning relays, through which test line analog voltages are siteered to said voltage drivider network, with a divider analog DC voltage produced threatly being applied to said analogic digital converter, the cutyput of which is coupled in the form of digital data representative of the measured analog DC voltage to said central processing unit.
- 26. An appraetus according to claim 17, wherein said shered circuit architecture includes a voltage divider network, an ACDIC RMS converter and an enactoptodigital converters and crematics said remote measurement aircuitry is controllably operative to measure AC voltage conditions of said test line circuit timoght said test and conditioning relate, Prough which test line analog voltages are elereral to said voltage divident network, with a divided analog AC voltage produced threitoly bening applied through said ACD CRMS converter to said analogicalization converter. The outbut of which is oscipled in the form of digital data representative of the measured analog voltage to said control processing units.
- 27. An apparatus according to claim 17, wherein said shared circul architecture includes a shunt resistor metwork and an analoglodigidi convarier, and wherein said remote measurement circulty is controllably operative to measure DC current conditions of said test line circult through said test and conditioning relays, through which thest line analog corrents, are steered to said resistor network, with an analog DC vidiage produced thirmby being applied to said analog/colgata conventire, the output of which is coupled in the form or digital data representative of the measured archago DC vidiage to said central processing unit.
- 28. An apparatus according to claim 17, wherein said shared circuit architecture includes a shunt resistor network, an AC/UC RMS converter and an analogoodigital converter, and wherein said remote

measurement disculty is controllably operative to measure AC nument conditions of said test line discult through said test and conditioning relays, through which test line analog currents are steered to said shunt resistor network, with an analog AC voltage produced thereby being applied through said AC/DC RMS convener to said analogiodigital converter, the output of which is coupled in the form of digital data representative of the measured analog voltage to said central processing unit.

- 29. An apparative according to cleam 17, wherein said shared circuit architecture includes a digitationaration converter, amplifier circuitry and a source resistor network, and wherein said tenterot reassurance inclustry is controllably operative to perform a line resistance measurement by causing said digitationaring converter to generate an analog voltage in accordance with a digital code value sourced from said central processing unit, the output of said digitationaring converte being coupled to amplifier circuitry, and supplied therefrom through presented resistance components of a source resistance network, and applied to one side of a test line circuit through paid test and conditioning ratios.
- 30. An appearable, according to claim, 10, wherein said shared circuit architecture includes tone generator and places measurement circuity; and wherein said remote measurement circuity is controllably operative to perform a line resistance measurement by ousing said tone generator to apply a prescribed test tone signal to said test line, said phase measurement circuity being operative to measure phase delay between the generated source tone signal on all solves expressed associated with the effect of said test line.
- 31. An apparatus according to claim 10, wherein said shared circuit architecture moludes transmission level measurement circuitry which is operative to perform a measurement of a signal applied to said test line and calculates the value of the measured signal.
- 32. An apparatus according to claim 17, wherein said shared circuit architecture includes a voltage divider network, an ACIDC RMS converter and a comparator, and wherein said shared circuit architecture is operative to detect dial tone via said test and conditioning relays, from which a dial tone eignal is coupled through ampfiller censurity and bancimited by a bancpass litter for application to said voltage divider network, the output of which converted mit or aDC voltage by said RMS/DC converter and sensed by said comparator, which provides a digital logic level representative of whether or not dial tone is present on said line.
- 33. An apparatus according to claim 17, wherein suid shared circuit architecture includes an offhook comparator, and wherein suid shared circuit architecture is constraint to detect rotary data signate by monitoring the make and break limse of the pulses being examined on said that time, by coupling a rotary data signal through said test and conditioning relates to said offfbook detection comparator, said offbook comparator providing a flet dejital logic level during a make part of a dial pulse cycle and a second digital logic level during a make part of a dial pulse cycle and a second digital logic level.
- 34. An apparatus according to diam 17, wherein said virtual metallic access circuitry is operative, in response to instructions from said supervisory site, to perform the conditioning functions on a test line-direct through a circuit path indiciding seid lest and conditioning relays.
- 35. An apparatus according to claim 34, wherein said test and conditioning relays include respective relay crounts which are selectively operative to effectively disconnect the test time, to short tip and ring together, to short tip, ring, and ground tegether, to short tip to ground, with ring open, and to short ring to ground, with to open.
- 36. An apparatus according to claim 10, wherein said shared circuit architecture motudes timer/counter inclusify which is operative under control of said cental processing unit to generate a purallely of digitally sourced clock signals, and an AC signals source unit containing analog filter, amplifier and signal conditioning circuitty, which is operative generate analog tones having prescribed electrical characteristics in accordance with selected ones of said digitally sourced clock signals and thereby generate variable amplificute audio bend tones, and whening and withual metallia coests circuity is operative to perform AC time conditioning by planing a metallic tone on the test time as a tip and ring tone, derived from said AC signal source.
- 37. A stelephone line teating and conditioning apparatus, which is installable at a respective one of a plurality of remote else, from which retwork fate-phone line croust and subseptible fermination applipment coupled thereto may be tested and conditioned from a supervisory facility, and telephone line feeting and conditioning apparatus being operative under commands sourced from said supervisory facility to execute one of remote measurement functionality, through which mechanized too besting of a specified line circuit is performed, and virtual metallic access functionality, through which presented electrical conditions are interacted to a septided line circuit.
- 38. An apparatus according to claim 37, wherein said virtual remote measurement circuitry is operative, in response to instructions from said supervisory site, to perform singleline demand tests on a test line circuit.
- 39. An apparatus according to claim 38, wherein each virtual metaltic access pirculity is operative, in response to instructions from said supervisory site, to perform line conditioning franctions on a test line

rires nit

- 40 An apparatus according to claim 37, wherein said feleptone fine testing and conditioning apparatus comprises shared circuit architecture having virtual ramote measurement circuit, which is controllably operative to perform a plurality of measurements or a lest line circuit, said plurality of measurements including A2 and DV voltage and current measurements, resistance and capacitance measurements analysis of rotary displuses, diel tone, and dual tone multifrequency tones, and the measurement of signal transmission levels on said test line circuit.
- 41. An appearities according to claim 40, wherein said virtual remote measurement circuitry is further controllabily operative to generate test tones, and to allow test personnel to establish caliback and attenditively monitor, apply finging, talk and perform tests on a separate telephone line.
- 42. An apparatus accirculing to claim 37, wherein sattl felaphone line testing and conditioning apparatus compress shared circuit enrichesting hard present in entitle accesses conditioning circuit; which is controlled properties or place a test line in a selected one of a pluratity of conditions including opening the line, shuffing is to ring, or shurping either or both of the and may for ground.
- 43. An apparatus according to claim 42, wherein seld virtual metallic access circuitry of said shared circuit architecture includes metallic access circuitry which is controllably operative to apply highlevel metallic tones to lip and ring, or singleakled tones includually to the itor ring side of a test time.
- 44. An apparatus according to claim 42, wherein said virtual metallic access circuitry of said shared circuit architecture includes metallic access direllify which is controllably operative to cause a line condition to be mentalled on the line for a prescribed period of time following disconnect.
- 45. An apparatus according to claim 37, wherein said feliaphone tine testing and conditioning apparatus comprises shared circuit architecture having witual remote measurement directly and virtual metallic access conditioning circuity, said integrated circuit architecture including a central processing unit, which is operatine to execute respective instructions of operating system diminush that is sicred in a memory unit including a remotely reprogrammable memory system. Shrough the execution of which said central processing unit controls remote measurement or metallic access functionality and operation in accordance with commands communicated to said apparatus from said supervisory site.
- 46. An apparaths according to clini At, wherein said remotely reprogrammable memory system comprises dutal "federomatical proprogrammable Bash memory systems, which contain respective first and second versions of said specific programmable and the second contains a second version of said specific programmable and the other of which is differ as a subserveduration immore valent.
- 47. An apparatus according to claim 45, wherein said integrated circuit architecture includes a plurality of text and conditioning relays that are operated under control of said central processing unit so as to interconnect selected circuit components of said integrated circuit architecture in a presonthed functional connectivity. path to a test time circuit for a given remote measurement functionality or a given metallic access functionality.
- 48. An appearative according to claim 45, wherein said appearative includes a communication until which is operative to carry out digital data communications between said supervisory alle and said contral processing until at a searcted one of a plurality of haud rates by insatiry has baud rate to default beud rate corresponding to the highest baud rate which said modern is operative to communicate with said supervisory as, and then teartively changing its baud rate, as necessary, based upon an exemination of preported contents of a message from said supervisory site, until the baud rate of said modern metches that of asid supervisory.
- 49. An apparatus according to claim fet, wherein said communication unit durther includes a data access arrangement for a telephone line interface, and additional telephone line legicalling circultry while it controlled to a telephone line interface, and additional telephone line legicalling circultry while it controlled to the controlled telephone in the controlled telephone interface, and access the access the access and answarrows signals.
- 50. An appearative according to claim 45, wherein said shared circuit architecture includes timer/rounter incurrity which is operative under control of seld central processing unit to generate a privality of clightely sourced clock signals, and an AC signals source unit containing analogifiler, amplifier and signal conditioning crutinty, which is operative generate analog tones having prescribed selectical characteristics in accordance with selected ones of said digitally sourced clock signals and thereby generate variable amplifiture saids band lores.
- 51. An apparatus according to claim 45, wherein said shared direct architecture includes a DC source unit containing intercoupied voltage reference, digitationalog converter circuitry, and a selectable source resistor state for cere-tailing a prescribed DC stimulus to be applied to a test fine.
- 52. An apparatus according to claim 45, wherein said shared circuit architecture includes detactor circuitry

which is operative under control of said centrel processing units to selectively detect dust tone multifrequency signalling, externat closed contact alarms, and an office or condition of a test time circuit, and selectively perform high impedance and low impedance monitoring of test time conditions over the monitor line, detect single frequency pulses employed for rotary dail analysis, or detect phase difference intervals between a reference and a delayed dignal for capacitiance measurements of said line circuit.

53. An apparatus according to claim 45, wherein said shared circuit architecture includes a termination shared circuit architecture or the control of the

54. An apparatus according to claim 47, wherein said chared circuit architecture includes a digitalionating converter, amplifier circuitry and a source resistor network, and wherein said remote measurement circuitry is controllably operative to penform a fine resistance measurement by causing said digitalionarialing converter to generate an analog voltage in accordance with a digital code value sourced from said central processing mit, the output of said digitalionarialing converter being coupled for amplifier circuitry, and supplied therefrom through prescribed resistance components of a source resistance network, and applied to one side of a test line circuit through said test and conditioning relations.

55. An apparatus according to claim 47, wherein said shared circuit architecture includes tone genurater and phase measurement circuity and wherein said remote measurement circuity is controllably operative to perform a line resistance measurement by causing said fone generator to apply a prascribed test tone signal to said test time, said phase measurement circuity being operative to measure phase delay between the generated source tone signal and a tone sepanal associated with the effect of said test line.

56. An apparatus according to claim 47, wherein said shared circuit architecture includes transmission level measurement excustly which is operative to perform a measurement of a signal applied to said test line and calculates the value of the measured signal.

57. An apparatus according to claim 47 wherem said shared oricuit architecture includes a voltage divider network, an ACIO RNIS converter and a comparator, and wherein and shared circuit architecture is operative to detect dial tone vis said iset and conditioning relays, from which a dial tone signal is coupled through amplifier circuity and bandlemated by a bandeass filter for application to said viollage divider network, the output of which is converted into a CV voltage by said RNISIDC converted and sensed by said comparator, which provides a digital logic level representative of whether or not dial lone is present on said line.

58. An apperatus according to claim 47, wherein said shared circuit architecture includes an offlhook comparater, and wherein and shared circuit architecture in operative to delect orday ridia signals by monitoring the make and break times of the pulses being examined on said test line, by coupling a rotary data signals through seid test and conditioning releas to said offence detection comparator, said offinion compliantor providing a first digital logic level during a make part of a dial pulse cycle and a second digital logic level during a break part of a dial pulse cycle and a second digital logic level during a break part of a dial pulse cycle and a second digital logic level during a break part of a dial dial pulse year.

59. An apparatus according to claim 47, wherein said virtual metallic access circuitry is operative, in response to instructions from said supervisory site, to perform line conditioning functions on a test line crout through a circuit path including said test and conditioning relays:

60. An apparatus according to claim 59, wherein said test and conditioning relays include respective relay circuist which are selectively operative to effectively disconnect the test line, to short tip and ring logether, to short tip, ring, and ground together, to short file to ground, with ring open, and to short ring to ground, with tip open.

61. An apparatus according to claim 45, wherein said shared circuit architecture includes transfrounder concurty which is operative under control of said central processing unit to generate a pluraity of digitally sourced clock signals, and an AC signal source unit containing analog filter, amplifier and signal conditioning circuitry. Which is operative generate analog tones having prescribed electrical characteristics in accordance with selected once of said digitally sourced clock signals and thereby generate variable amplitude audio band tones, and wherein said writual metallic access circuitry is operative to perform AC line conditioning by placing a metallic tone on the feet line as a tip and ring tone, derived from said AC signal source.

# Description:

REMOTE MEASUREMENT UNIT WITH INTEGRATED LINE MEASUREMENT AND CONDITIONING BUILD TIONALITY.

FIELD OF THE INVENTION

The present invention relates in general to communication systems, and is particularly directed to a new and improved telephone line measurement and conditioning cross architecture, which moludes a

combination of communication and electrical parameter measurement, conditioning and processing circuits and an attendant control processor, through which both line circuit measurement functions and time conditioning functions, that have been previously carried out by separately decleated remote measurement unlist and metaliar access units, may be selectively controlled from a remote command site.

#### BACKGROUND OF THE INVENTION

Conventional measurement and test equipments employed by telephone service providers customarily contain a variety of conditioning and signal generation capabilities, which enable service and maintenance nersonals is normand a cancel stammal.

### (RT), provided at the terminating end of a digital loop carrier

(DLC) system (which extends phone service to subscribers beyond the normal physical limits of a central office), to apply a prescribed number of electrical shmull to a line (e.g., a (digital) subscriber loop), for the purpose of trable-shooting the line and measured its performance.

A non-firmitative example of the installation of such equipment in a telephone network is diagrammatically dilustrated in Figure 1, wherein a prurality of (microprosesco-controlled) remote terminals that are installated as a plurality of stees geographically remote and dispersed with respect to each other and a central office 12. Each remote terminal 11 includes various resource components, such as fone generation and electrical conditioning circuitty, which, under the control of associated internal processors, selectively transmit test signals to the time, and may also condition the line with prescribed electrical circuit.

parameters, that allow an associated line monitoring unit to conduct line measurements and theneby determine the current state of the line and a solidy to successfully perform as intended. Each remote ferminal unit 11 is typically of the type that conforms to computer interface requirements defined in Issue 3 of ATST Publication KS-23253.

Conventionally, the remote terminal 11 employs a separately dedicated measurement and test unit 117 and a final factors access line conditioning unit 112, each performing a unique set of communication capability and signal processing functions with respect to a selected network line 13 and subscriber fermination equipment 15 under the control of one or more heat computers, video designal remmans (VDTs) or data termination equipment 150. The remote fermination of the control devices are of the type which have the capability of accessing the remote terminate 11 Birough attendant modern devices 17, such as motivally standard Hayes NT\* compatible 5001/200 units, that alse linked to central ordice 12 Additionally, via an attendant test set coupled to a direct ancess test unit (DATU) and pair gain (PG) interface 18, a field testimican may guina success to either of the test crucitly or the conditioning circulity of the remote terminal; and thereby remotely test or condition a line, in substantially the same manner as performed by a maintenance and maintenance

Associated with each of the resources of a remote terminal, including phone times for feeling and modern ancess, power supply, ring generators, physical mounting space, etc. (a a finite cost in addition, servicing of the equipment including infillal system installation and provisioning as well as confinued maintenance of a variety of testing, conditioning and monitoring equipments all contribute substantially to cost.

In an attempt to reduce cost, some terminal equipment providers produce individual devices, the hardware of which is constrained to perform only a triflet subset of testing, monitoring or conditioning functions, that have been selectively tailored to astatify a preferred set of requirements of the user. As a result, should the user request additional performance capability, a new.

piece of equipment must be purchased and installed. At present, no conventional remote terminal device provides the capability of substantially any function that a user may desire, including each of testing, monotoning and conditioning of a line.

## SUMMARY OF THE INVENTION

In accordance with the pretent inventor, the substituted cost associated with the installation and sendicing disparate testing and conditioning systems and the limited capabilities of such conventional systems are effectively obviously disvaled by a new and improved processor-controlled telephone in measurement and conditioning circuit architecture, which is equipped with a bread spectrum of measurement and conditioning functions that are selectively executable in response to commands issued from a remote command site. In effect, the architecture of the present invention may be considered to contain a virtual remote measurement and (RMU) and a virtual retaillia access unif. (MAU) that may be individually accessed and controlled. The RMU operates primarily as a test head that performs mechanized loop testing (MLT) tasks, while he MAU is operative, to impart precipited electrical.

conditions to a specified line circuit.

When controllably accessed to operate as a virtual RMU, the present invention responds to instructions from a command site

(top maintenance operations system) and performs single-line demand tests on a line provided by a pair again system. As will be described, included within the RMU functionality is its ability to measure AC and DC voltage and current, and three way resistance and capacitance (hetween by and ground, ring and ground, and tip and ring). With this testing capability, the RMU provides RMI. Type testures for remote subscriber tops which are not otherwise accessible by MMI. Turks in a central office. The RMU can also analyze rotary drait pulses, dial tone, and dual tone multi-frequency (DTMF) tones. It can also measure signal it ansmission levels, generate test tones, and allow test personnel to establish callback and atternatively monthly apply in guila May be perform tests on a separate telephone.

To operate as an MAU, the system rescrives commands from a direct access test unit (DATU) and performs line conditioning functions on the test line provided by the pair gars system. When operating in the MAU mode, the system may open the line, it may shurtlig to ring, or it may shunt either or both of tip and ring to ground it may also apply high-level metallife tones to be and ring, or single-sided tones individually. To the tip or ring side of the line. In addition, it may cause a line condition to be maintained on the line for a presented period of time following disconnect.

The system architecture of the remote measurement unit of the present invention includes a central processing unit (CPU), which is operative to execute respective instructions of operating system firmware that is stored in an on-line remotely programmable dual flash memory system, so as to control system functionality and operation in accordance with commands communicated to the unit floring as external site.

In addition to the dual flash (PROM) memory system, the system employs a random eccess memory (RAM) module, Each fash memory system contains a pair of flash PROM modules, One flash memory system is con-time, and the other of which is off-time as a quita- redundant system. The system is configured to normally local up in a given flash memory system. Since the firmware contained in either memory system is reprogrammable, then, when a change in operating system configuration is carried out, reset control logic ensures that the intended operating system (e.g., an upgraded system) is run. When the system of the present invention is mittably configured for installation at a test and moniforing site, each of its two flash memory systems will have been loaded with the same firmware, so that the two flash memory systems contain redundant versions of the same operating system solves.

The architecture and selective programming of the flash PROMs of the primary and secondary memory systems is preferably conducted in the manner described in co-pending application Serial No.. Iffled coincident herevisit, by 0. Schillaci et al. entitled: "Local/Remote Modification of Electronically Alterable Operating

System Firmware Residant in Redundant Flash Memory of Remote Urist for Teeling/Conditioning Subscriber Lee Circuits, "assigned to the assignes of the present apprication and the disclosure of which is herein incorporated. Each flash memory module may be erased and programmed through a modern link.

When the system is powered-up, a (phantoministore) memory system is election togic circuit will normally cause a prescribed default flash memory system to be accessed by the processor, which then continues to use operating system resident in the default memory system until that system is modified. Thereafter, when the operating system is to be changed, the inactive (off-line redundant) system is modified by meens of a download sequence and the system is rose. Upon rose, the previously mactive system becomes the active system, while the previously active system goes off-line

Access to memory is by way of a memory access confroller comprised of a processor data buffer register and an associated address mapping loof by table PROM which are caseaded together to form a memory decoder. The memory decoder is coupled to the processor data portion and prescribed address bifs of the system bus. Coupled to the memory map PROM is a non-volable random access memory controller only which prevents corruption of RAM memory during power busings in. The memory controller chip monitors the battery line and is operative to couple a 3.5 volt bettery to the flash memory to preserve its firmware during a power putings.

The central processing unit is interfaced via a communication unit to external communication links for receiving commands and reporting the results of executed commands to a supervisory site.

An impulsoutput (I/O) unit includes a plurality of testing and conditioning function releys that are operated under processor control so as to interconnect circuit components of the system in a prescribed

connectivity path for a given RMU or MAU functionality. Also included are peripheral registers and relay driver criticate through which the CPU controls the relays. The communication unit may include an onboard modern which is compatible with Bell 12/04/103 and COLTT V 22/V-21 operating.

standards, so that communications may be carried out at osstomary basid rates. The modern includes a conventional LNAT for interfacing with the central processor, a data access arrangement (DAA) for a felephone line interface, and additional interprise line signalling circuitry which is controllably operative to present an off-hook condition, generate visual tone multi-frequency (DTMF) or rotary data lignals, select ringing signals, corner, call-progress and answer-noe signals. The communication until also includes local and expansion serial communication ports, through which serial communications may be conducted of offerent hour tales.

Internal timing for the system is provided by smarkocenter chose which includes oscillators, frequency counters and timer circuits that are operative to provide various clocks for life CPU, modern, DTMF circuitry, analog-to-cligital converter, and additional signal processing components. An input output contrail communication (RIO) supervisory unit may comprise a Zillog 284C90-based counterfilmer chip (CTC) which these parallel IVO ports, a medit-clock port, and of littlifulper scale ports internally, a CTC comprises four presentable, eight bit counters, which are employed to generate prescribed clock signals for the system. The serial communication ports have variable beaut rate and synchronous or asynchronous capability and are counted to an RE-322 serial communication of currier reserver.

Additional counter/limer chips are employed as scheduler ilmers, their interval counters, pulse counters and clock generators for various system functions. The additional counter/limer chips and the KICO counter timer chip are connected in a daily chain, prioritized interrupt configuration. Associated with the timer counter chips are respective selector logic cruiset through which the various clock and triming signise provided by the CTCs are shared among the CTCs for tons and triming signal generation, such as that employed for rother volue seeneration and casociance tons centeration for casociance measurements.

An AC source unit contains analog filter, amplifier and signal conditioning components, which convert digital frequencies to analog tones having prescribed electrical characteristics and

required source or termination resistors. These components enable the system to generate a wide range of variable amplitude audio band lones, such as DTMF tones, test bruses, incheance hones, and a reference one used for line capacitance measurements. A DC source unit contains DC coupling circuitry which provides CO battery voilage for powering a line under test, and producing precision variable DC voltages may be generated using a prescribed voltage reference, a digital-o-ampling converter (DAC), a power source voltage stage, and selectable source resistores, so that precision line resistance measurements may be made.

Also employed is a detector unit which is operative to detect DTMM signaling, external closed-contact alarms, and an off-hold condition on the line under test for any standard subscriber loop length. It may also perform high impedance and low impedance monitoring of test line conditions over the monitor fine, or detect single frequency pulses engistoyed for ordary data analysis or phase difference intervals between a reference and a delayed signal used in capacitorian reassurements. A measurement unit performs externelly precise AC and DC voltage and current measurements on the fine under test, The measurement unit includes a set of termination reasions, precision voltage divider and current shurst reassfor networks, a bendpass filter to dishinate notes, a precision AC-RMS DC convertor, a high-speed comparator for performing quick voltage checks on the line, an ADC for making DC measurements, and a set of capacitoris used for sed flagnostic tests.

Power for the respective units of the system is provided by way of a power supply unit which receives a set of prescribed power supply validages and includes DC-DC converter circuitry fair providing the necessary DC voltages for powering the circuit components of the various units. It also couples CO battery for powering the line under test.

As noted proviously, the integrated line test and conditioning architecture of the present invention is capable of performing both remote measurement unit (RMU) and metallic access unit (MAU)

functionality, each of which may be individually accessed and controlled. The RRU performs mechanized toop testing (MLT) tasks, while the MAU imparts precented electrical conditions to a specified the circuit. When controllably accessed to operate as a virtual RMU, the system responds to instructions from a command site and performs single-tim demand tests on a fine provided by a pair gain system. Access to the system may be effected by a modern link with the central office, employing a modern interface communication protocol used mechanized toop leating system to drive the systems as an RRU. The RMU functionality that is embedded in the circuit architecture and softweer that controls the operation of such

circuity includes the ability to measure AC and DC violage and current, and three very resistance and capacitance (between tip and ground, ring and ground, and tip and ring). The RMU is also abis to analyze rotary deli-puises, dial tone, and dual tone multi-frequency (DTMF) tones. It can also measure signal fransmission levels, generate test tones, and allow test personnel to establish calliback and sitematively monitor, apply inclinin, talk and partom tests on a separate felaphone line.

A DC voltage measurement measures DC voltage continons presented on the test bus. The conditions can be internally generated or they may be presented externally from the outside line under test via relay DC test pair voltages (e.g. (p-ground or rang-ground) are applied through input connect/protect relay orculty and, through fest conditioning relays, the fest pair analog voltages are steered to a prescribed resident ladder segment of a voltage divider relayors. The divided analog DC voltages are read by the system's AD converter which then forwards digital data representative of the measured analog DC voltage to the CPU.

An AC voltage measurement is similar to a DC voltage measurement in that it measures AC voltage conditions presented on the test bus, and requires that the signal be routed the AC/BCRMS converter given to being coupled to the AD converter, where the voltage is read and digitized. Both DC and AC current measurements are similar to voltage measurements, except that a current resistor.

network is employed in lieu of the voltage divider resistor network

There are three DC resistance measurements that may be concluded, respectively associated with differential resistances across ty-ring, ring-ground, and fip-ground. For each resistance measurement to be performed, a respectively different resistance measurement condition is asserted by the processor. In response to a prescribed digital resistance measurement monitors from the CPU, the digital-to-anelog converter (DAC) generates an associated analog DC voltage. This voltage is occupied to a power operational amplifier, where it is amplified and then fed through prescribed resistance components of a source resistance ladder, and applied to one side of the test per through the test conditioning relays and to the input relay connectifying the case does not offer the property of the control of the stage o

'delta' resistances on the test pair from this measurements data, taking into account the source voltage and source resistance used:

Capacitance measurements are conducted by applying a prescribed test fore (e.g., 30Hz) to the line and measuring phase delay between the source and the effect of the line on the tone transmission. The tone signal is applied for three respectively different conditions of the test pair (corresponding to those ideacribed above for resistance measurements) and line voltage attenuation and phase shift are measured for each test line configuration. The resulting measurements are then processed to derive a differential capacitance.

A transmission level measurement performs a measurement of a signal applied to the test pair and calculates the dibn value of the signal. The signal is band-limited through a programmable filter (e.g. between 300 and 300 Hz). The system bridges onto the test

pair, reads the AC voltage on the test pair and reports the convented dBm value. If the initial voltage reading is less than a prescribed value (e.g., 150 mV), the X10 amplifier circuitry, described above, may be employed to provide improved granularity from which a second measurement and associated calculation may be performed. This second dBm value is then reported as the measurement value of the time terramission level.

Diet tore rétection is employed by the RAIU to evaluate the dial tone on the line which is connented to the test pair. (Fail other betting recludes monitoring for may include a multilaterpling to break, dial time for prescribed periods of time. In order to detect dial tone, either the test pair relay or a pair of montor relays are coupled through relay connection/protection paths to respective isolation franchormers, depending on the test requirement. Via feet conditioning relays, the dial fone signal is coupled to the simplifier croutity. The dial time signal is annipfied to correct as necessary for seolation transformer issues and the amplified signal is thand limited by a bandpains filter. The bandpains-filter of the resultant divided eignal is converted into a DC voltage by the RAIS/DC converter and sewed by a high-speed, comparatior. The high speed comparatior provides a high digital logic levies to a paratile port nead by the CPU, if the dial time signal exceeds a reference voltage, which is set at a threshold value representative of a converted roll of the other band, a low logic river from

the high-speed comparator indicates the absence of dial tone.

Rotary dial analysis monitors the make and treak times of the pulses being examined on the test pair. For notary dial signal analysis, the (totary dial) signal is outpled through relay connect/protect crustry, and test conditioning relays which provide CCL battery loop power to an off-book decotion comparator. The off-hook comparator provides a digital low logic level during the "make" part of the cycle, when the rotary signal is more negative than a prescribed threshold. "Breaks" are indicated by a high logic level. The time intervals of the make and breaks pulses are measured by the countertilisme chip CTCD which

couples the information to the CPU

Touch these or DTMF eighal analysis performs a feel of the DTMF digits received on the test pair during the test pench. A presortbed number of digits and a given wait time are employed, in order to detect. DTMF signats, either the test pair relay or the monitor per relays are coupled through relay comection/ protection paths to respective isolation transformers, depending on the DTMF path of interest. Via test conditioning relays, the signal is coupled to empfler circuity which compressates for transformer ioss. The loss-compensated (amplified) signal is then coupled to a DTMF receiver, which reports data of DTMF signals to the CPU.

A caliback may be established on the falk pair telephone line connected to the RMU. This functionality allows the party to whore the caliback is placed to have access to the line under test for the purpose of talking (Talk), monitoring (Monitor) and ringing

(hold). Sefore any of these functions can be provided, a callback condition must be established. In order to establish a callback condition, it is necessary to have the RMU clid al predefined stellen-hor number the monitor pair. Then, when a connection is made with the monitor pair, a callback condition has been established.

The Talk function involves maintaining a low-impedance connection between the test and monitor pairs (by interconnecting the test pair and monitor pair transformer secondaries is off that in AC-coupled speech communication between the test and monitor pairs is possible), In addition. The test pair is powered with CO-battary loop prover. (Battery may be applied to lie floop in either forward or reverse polarity.) For this purpose, either the sets pair relay or the monitor pair relays are outpeld bringing relay commection! protection paths to respective isolation transformers, depending on the talk path of interest. Via lest contilioning relays. CO, before too power is provided.

The Nonitor function involves maintaining a one-way, high-impedance connection from the test pair to the monitor pair (using the high-impedance amplifier order, which will not make noise when connected to a busy subsorber line), without applying CO.

battery power to the test pair. This allows the party or the talk pair to monitor the activity on the test pair, but not the reverse. For callback monitor mode, the test pair relay is coupled through a relay connection' protection path to an isolation transformer. Via test conditioning relays, a path is provided to high impedance monitor buffer amplifier circuit. The cascaded monitor pair relay path is coupled via isolation transformer to high impedance monitor amplifier.

The Hold function involves remaining off-book on the monifor pair without a test pair-to-monitor pair connection or battery (por power being applied via a raley connection for the monitor pair, per so, and the relay connection to test conditioning relays for the test pair, separate from a connection to the monitor eair.

All tone signals are generated in accordance with digitally generated doors signals that are controllably combined filtered and amplified to produce the desired tone signal. Tone generation may involve the provision of a prescribed tracer fone (e.g. 577.5 hz at 10.6 s/0m), to the tost pair and interrupting the tone at a defined rate. For tone generation, processor doors signals are applied to the timing/counted cities and selectively divided down to produce the digital clock components of which the tense signal is comprised. The peak-to-peak amplitude of these signals is set by the DC level output by a DAC and the signals are selectively summed as necessary by frequency adderfestedor crounty. The resulting sine waves are coupled to loxypass filter circuity, and the filtered tones are then amplified through a tone amplifier and coupled through test conditioning relays, which provide connections with the required fermination resistors.

The ring subscriber function applies a selected one of a plurality of available types of linging signals to the test parr. Ringing signals include a negative superimposed ring signal applied to the ring side of the line, a positive superimposed ring signal applied to the ring side of the line, a negative superimposed ring signal applied to the ring side of the line. The ring signal applied to the ring side of the line and a positive superimposed ring signal applied to the ring side of the line.

When performing a ringing test, the RMU applies the ringing

signal to the test pair and monitors the line for a subsequent ring trip. Once the test pair goes off-took, the RMU removes the ringing signal from the test pair and places the callback in falls mode, with buttery too power applied in the torward polarity state. To conduct a ringing signal test, a signal is connoted from a ringer (or also applied to the test pair) with the proper ring oadence through the relay connect/protect circuits/y to respective test canditioning "relays vite the conditioning" relay circuit prelay circuit pit he signals are than steered to the voltage divider network. The divided analog AC voltages are then coupled to the RMS/DC converter, which it anisates the RMS voltage to an analog DC voltage. This analog DC voltage is then read by the AD converter which sends digital AC voltage measurement dails to the CPU.

Off-hook detection monitors the line under feet to determine whether line voltage indicates that the subscriber termination device is off-hook. For off-hook detection, the subscriber line is coupled 3702 through relay connectprotect crizity and relat conditioning relays, which provide CO. buttery loop power, to an off-hook detection comparator. The off-hook comparator is operative to output a tigital low logic level to a parallel port read by the CPU when the subscriber is off-hook described previously, an offhook condition is declared when the signal lavel is more negative than a proscribed DC threshold.

To detect an atarm contact closure, the starm sput is coupled through relay connect/protect inculty and spilled to an atarm threshold detector circuit, the input of which is coupled to detect the open or closed condition of contact of an aterm relay. The atarm input level is convexed in the threshold circuit with a prescribed DO reference violities to indicate whether an external aterm contact closure condition has coourned. The aterm comparator output is low when an aterm contact closure condition has been seasoned.

To operate the integrated RAFUMAU system of the present invention as a metallic access unit, the system receives commands from a street access test unit (DATU) and performs line conditioning functions on the test line provided by the pair garn

system. In the MAU mode, the system is capable of conditioning a line in accordance with selectively invoked MAU functionality, using the relay connect/profect croutry and test conditioning relays, as discribed above in connection with the description of the RMAU operating system. In the MAU mode the following (venfable on demand) conditioning functions may be invoked, open tine (in which the line under test is disconnected), short line (figh and mig are shorted fogether), short to ground (figh, mig and product are all shorted to ground, with ring open). To verify any of the above conditions (with the exception of open line), an internal resistance measurement is conducted, prior to providing a connection to the external firm.

For AC line conditioning, a high level (tracer) metaltic tone is ocupled to the line as a tip and ring lone, using the tone generation circuitry and path connections described above for RNM functionality, except that prescribed parameters of RNM tone signals are different from RNM tones. For 95 tips are and ring tone conditioning, the tone is coupled to the line single sided (tip-ground or ring-ground). The interruption rate for an RAU tips differs from that of an RNM tips. To verify placement of a tracer tips on the line, an internal fragments some level massing level massing level massing level massing level massing level.

The MAU may also conduct a hold test by maintaining the line conditioning currently invoked for a prescribed period of time (e.g. 1-69 minutes), which begins when the system goes back on-hook Functions which may be held are open line, shorted line, short-to-ground, tip-to-ground, ring-to-ground, tiptone, ring tone, and tip and ring tone, referenced above.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 diagrammatically distrates a sletephone nethorix having remote terminals installed at a plurality of sites geographically remote and dispersed with respect to each other and a central office. Figure 2 is a block diagram of the overall system architecture

of the integrated remote measurement unit, metallic access unit of the present invention;

Figures 3-21 are schematic diagrams showing the detailed configuration of the units of the RMU/MAU system architecture of Figure 2, wherein

Figures 3 and 4 are schematic diagrams of the details of power supply unit

Figures 5A and 5B shows the central processing unit and associated interface circuitry; Figures 6A and 6B schematically illustrates a memory access controller and timing logic circuitry.

Figure 7 schematically illustrates dual flash (PROM) memory systems, and a random access memory (RAM) module:

Figures 8A and 85 show input/output control/communication (KIO) supervisory and read port circuitry:

Figure 9 schematically illustrates a set of counter/timer chips (CTCs) and associated coupling logic circuits:

Figure 10 schematically litustrates the circuit configuration of the communication unit 2.10 of Figure 2; Figure 11 shows a plurality of write ports and associated relay drivers for setting up test functions of the

Figure 12A schematically illustrates components of detector unit 280 of Figure 2;

Figure 126 shows a threshold detector circuit; Figure 12C schematically illustrates an off-hook detection comparator;

Figure 120 deplots a bank of light emitting diodes (LEDs), which to provide visual status information to service and manttenance personnel, Figure 13A softematically illustrates components of measurement unt 270 of Flour 2, which beforms extremely propies AC and DC voltage and ourner measurements.

Figure 13B shows a tone generator circuit;

Figure 14A schematically illustrates testing and conditioning function relays of input/output (I/O) unit 230 of Floure 2:

Figure 148 shows a relay circuit that provides an auxiliary

low impedance monitor connection between a test pair line and a monitor line;

Figure 15 schematically illustrates controllable connection circuitry, which is operative to couple test pair signals applied to a tip and ring test pair of a line under test to a test pair isolation transformer.

Figure 15 shows voltage and current measurement direatity employed for remote measurement AC/DC voltage and current measurements. Figure 17A achievatacisty illustrates the circuit configuration of that portion of the measurement unit 270 of Figure 2, which confairs a precision AC-DC RIMS convener and an analog-to-digital convener (ADC) for making DC measurements.

Figure 178 shows digital-to-enalog converter sincultry; Figure 17C shows a high-speed comparator for performing quick voltage checks on the line;

Figure 17D shows a tone generator amplifier;

Figure 16 schematically shows the circuit configuration of a discrete output power amplifier circuit, which is operative to provide AC voltages employed in capacitance measurements and DC voltages used in resistance measurements.

Figure 19A shows fittering circuitry for the various tone signats including a first lowpass fitter and a bandpass switched capacitor filler. Figure 19B shows a selectable resistor network employed for source resistors for capacitor measurements.

Figure 19C shows a buffer amplifier having a potentioneler feedback resistor coupled in circuit with the monitor part transformer of Figure 15, Figure 20 schematically illustrates a set of buffer amplifiers employed in various circuit paths of Figures 15 and 17C.

Figure 21 schematically illustrates the configuration of an

AC source amplifier (power boost circuit) employed for metallic access conditioning applications, Figures 22-38 are respective block diagrams which show the signal processing functions involved in executing respective RMU

operations, wherein

Figure 22 is an RMU operational block diagram associated with DC voltage measurement,

Figure 23 is an RMU operational block diagram associated with AC voltage measurement;

Figure 24 is an RMU operational block diagram associated with DC current measurement.

Figure 25 is an PMIJ operational block diagram associated with AC current measurement; Figure 26 is an

RMU operational block diagram associated with DC resistance measurement;

Figure 27 is an RMU operational block diagram associated with capacitance/AC resistance measurement;

Figure 28 is an RMU operational block diagram associated with transmission level measurement,

Figure 29 is an RMU operational block diagram associated with dial tone detection;

Figure 30 is an RMU operational block diagram associated with rotary dial analysis; Figure 31 is an RMU operational block diagram associated with DTMF detection,

Figure 32 is an RMU operational block diagram associated with a caliback talk function;

Figure 33 is an RMU operational block diagram associated with a callback monitor function:

Figure 34 is an RMU operational block diagram associated with a caliback hold function;

Figure 35 is an RMU operational block diagram associated with tone generation; Figure 36 is an RMU operational block diagram associated with a ring test:

Figure 37 is an RMU operational block diagram associated with off-hook generation;

Figure 38 is an RMU operational block diagram associated with alarm contact closure;

Figure 39 is an MAU operational block diagram associated with

MAU line conditioning functions:

Figures 40-44 are respective pin connector tables which describe the functions associated with respective connector oins:

Figure 45 and 46 are memory map tables; Figure 47 is a table showing the association of input/output bit map minemonics with respective system registers;

Figure 48 is a table showing the association of inpul/output segment breakdown mnemonilos with respective system byte/registers:

Figures 49-50 are descriptions of respective lower and upper tytes associated with the register inputs to the analog-to-digital converter 1710 of Figure 17A:

Figure 51 is a description of the data ports of register 821 of Figure 86;

Figure 52 is a description of the data ports of register 1121 of Figure 11;

Figure 53 is a description of the data ports of register 822 of Figure 88:

Figure 54 is a decorption of the data ports of register 601 of Figure 6A; Figures 65-56 are descriptions of respective lower and upper bytes associated with the register inputs to the digital-to-analog converter 1720 of Figure 178:

Figure 57 is a description of the data ports of register 1105 of Figure 11; Figure 58 is a Table 1 associated with the data port description of Figure 57;

Figure 58 is a description of the data ports of register 1106 of Figure 11;

Figures 60-61 contain Tables 1 and 2 associated with the data port description of Figure 59;

Figure 62 is a description of the data ports of register 1107 of Figure 11,

Figure 63 is a description of the data ports of register 1101 of Figure 11; Figure 64 is a description of the data ports of register 1102 of Figure 11;

Figure 65 is a Table 4 associated with the data port description of Figure 64.

Figure 66 is a description of the data ports of register 1103 of Figure 11; Figure 67 is a Table 5 associated with the data port description of Figure 66;

Figure 98 is a description of the data ports of register 1104 of Figure 11;

Figure 59 is a description of the data ports of register 1941 of Figure 10;

Figure 70 is a description of the data ports of register 1042 of Figure 10;

Figure 71 is a Table 6 associated with the data port description of Figure 70; Figure 72 is a description of the data ports of register 1043 of Figure 10;

Figure 73 is a description of the data ports of register 1382 of Figure 138.

Figure 74 is a description of the data ports of register 1243 of Figure 120;

Figures 75-76 contain a description of the data ports of CTC 801 of Figure 8A;

Figure 77 contains a Counter Functions Table associated with the CTCs of Figures 8 and 9, and Figures 78-80 are tables showing respective DIP switch setting descriptions associated with switch 616 in Figure 8A and switches 621 and 622 in Figure 8A.

## DETAILED DESCRIPTION

Before describing in detail the remote measurement unit in accordance with the present invantion, it should be observed that the present invantion resides primarily in a set-contained combination of a set of communication and electrical parameter measurement, conditioning and processing circuits and an attendant control processor; through which line circuit test and measurement functions, as well as line conditioning functions, that have been

previously carried out by separately dedicated rearriet measurement devices and metallic access divices, may be selectively controlled from a remote command site. As described previously, remote commands may be sourced from a fletd fedmicians' lest set, coupled in crount-vith's central office switch by way of a diviced access feet unit and associated pair gain applique, pair gain test control circuitty, or by way of a maintenance administrator's computer terminal. Virtici is modern-connected to the central office.

In order to facilitate the description, the configuration of the remote measurement unit, the manner in which it is interfaced with other communication equipment of a telephone network, and its functionality have been illustrated in the drawings by readily understandable block diagrams, which show only those specific details that are pertinent to the present invention, so as not to obscure the disclosure with details which will be readily apparent to those skilled in the art having the benefit of the description herein. Thus the block discram illustrations of the Figures are primarily intended to illustrate the major components and functions of the system in a convenient functional grouping, whereby the present invention may be more readily understood, in addition, schematics of the circuit components of the respective blocks of the overall system prohitecture of the remote terminal unit of the present invention, to be described with reference to Figure 2, are shown in Figures 3-21, Referring now to Figure 2, a block diagram of the overall system architecture of the remote measurement unit of the present invention is shown as including a control processor or microcomputer unit 200 (shown schematically in Figures 5, 6 and 7, to be described), which includes micropropessor, memory and associated logic and circuitry for controlling system functionality and operation in apportance with commands communicated to the unit from an external site and reporting the results of the execution of commands. The microprocessor is operative to execute the respective instructions of operating system firmware that is stored in an on-line remotely programmable flash memory system. Also included as part of the circuitry of microcomputer unit 200 are

watchdog timer furbich is operative to reset the system in response to one or more prescribed ambient anomalies), and a phantomizestore circuit which is operative to specify which operating system in the two fleah memories is to be run. Also included is address decoding circuitry which enables the processor to address specified peripheral devices.

Associated with nucreocomputer but 200 as a communication unit 210, through which the system is interfaced with actoriate communication links and Communication unit 210 (shown achievation). Frigure 10, to be described), includes an on-board modern circuit which is compatible with Bell 212A/103 and COITY V.22V.21 operating standards, so that, we a modern port 211, communications may be carried out at existensity basical rates e.g., 1250 or 300 bits per second). The interface includes a conventional universal asynchronous receiver and transmitter (UART) for interfacing with microcomputer mit 200, a data access arrangement (DAA) for a telephone in entire face, and additional telephone line signaling circuitry which is controllably operative to present an off-hook condition, generate duel tone multi-frequency (DTAF) for interfacing with microcomputer unit 200, a data explanation unit 210 also includes local and expansion serial communication ports 212 and 213, through either of which serial communications at various baud rates (such as 1200, 2400, 480); or 9800 baud may be conducted Each serial port has a respective universal synchronous asynchronous asynchronous receiver and transmitter (USART) for interfacing with microcomputer unit 200 and associated senal (e.g. 82–823) directrosevers.

In accordance with a preferred embortiment of the present invention, the baud rate employed for senal digital communications is established by maans of an autobaud rate detection mechanism described in copending patent application Senal No. by

Michael Kennedy et al, entitled "Autobaud Rate Detection Mechanism," Red coincident herewith, assigned to the assignee of the present application and the disclosure of which is incorporated herein.

As described in that application, conventional basid rate setting and adjustment schemes require the participation of technical personnal to determine and than perform parameter adjustments of the control settings of the device. To obviate these shortcomings an 'autobasid' election mechanism is installed as part of the communication control software of the serial communication device's microcontroller, which enables the microcontroller to automatically determine the basid rate employed by a remote digital communication of software, so that the basid rate of the internal modern of the unit may be readily set and locked to that bould rate.

To this end, rather than employ conventional baud-setting switches through which baud rate must be set by an on-sate craftsperson, the autoboard rate detection mechanism employs a table of baud rate entries (s.g. 9900, 4900, 1200, 500, 900, 300), at each of which the reminal units serial commynication devices.

(modern) is capable of operating. Because the baud rate table is mucroomtroller-resident, it is programmable, so that the tuning capabilities of the sarial input output device may be updated, for example by the replacement of a modern card capable of handling, a prescribed set of bourt rates with a more enhanced modern card having are appraided set of baud rates.

Pursuant to the autobasic rate detection mechanism the highest basic rate within the lable is the default beautiful rate. Within the detection mechanism employs when Indefault a beautiful retention routine in response to an incoming cell. The routine is operative to step through successively lower basic rates from the furgreat basic rate in the occurs of a search for the basic rate at which the remote device is transmitting. The basic rate entires of the lable are sloved in sequential addresses in memory, which may be scanned by an associated schizourist which controls beautiful entire cases, the soft-counter rolling over to the schizourist which controls beautiful entire cases, the soft-counter rolling over the thing start entire rolling over the thing of the integrated results and the search will not become "nurg up" on any basic fast. Internal timing for the integrated RAMIL/MAU system a provided by a colockcounter will 20 (shown a schematically in Figure 8 and

9, to be described) which includes oscillators, frequency counters and finer dircuits that are operative to growide a 4,9152 MHz CPU clock, an 11,0592 MHz modern clock, a 3.58 MHz CPU receiver and analoglo-digital converter (ADC) clock, and clocks for additional components, to be described.

Asso coupled to microcomputer unt 200 is an input/cutput (I/O) and 200 (shown schematically in Figures 11, 13, 14 and 15, to be described), which mollutes a plurality of testing and conditioning function relays, that are Operated under processor control to interconnect encut components of the system in a prescribed connectivity path for a given system functionality. Also included are peripheral registers and relay driver crucinst through which the processor control the relays, As will be described the relays allows a line under test pair 231 and a monitored line pair 232 to be internally accessed by the processor. Also coulded to I/O and 250 is a rincinnal sharple control.

Analog fifter, amplifier and signal conditioning components are contained in an AC source unit 240 (shown softentiability) in Figures 17-21, to be described), which is operative to convert digital respectives to analog fonce with prescribed electrical characteristics and required source or fermination resistors. These components enable the system to generate a wide range of variable amplitude audio band tones (e.g. 20 - 10 kHz and 0 - 40V, peak-to-peak), such as DTMF tones, test tones, ring-back tones, and a reference how used for line catabilitance measurements.

A DC source unit 250 (shown schematically in Figures 16-18 to be described) contains DC coupling circularly which is operative to provide CD battery outlage for powering the line under sets, and producing precision, variable DC voltages (e.g. -80VDC - -86VDC) under CPU control. As will be described, variable DC voltages may be generated using a presented voltage reference (e.g., 10 VDC), a digital-toanalog correter (DAC), a power source voltage stage, and selectable source resistors, so that precision fine resistance measurements may be made. A detector unit 260 (shown schematically in Figures 12, 13 and 15, to be described) serves to detect DTMF signaling, external and 15. to be described) serves to detect DTMF signaling, external

closed-contact alarms, and an off-hook condition on the line under test for any standard subscriber loop length. It may also perform high impedance and low impedance monitoring of test line conditions over the monitor line, or detect single frequency putiess employed for rotary dial energists or phase difference intervals between a reference and a delayed signal used in capsoliance measurements. A measurement unit 270 (shown schematically in Figures 13, 18 and 17, to be described) is employed to perform extremely precise AC and DC violage and current measurements on the line under test. For this upproper, measurement until include a set of termination resistant, precision votage divider and current shurt resistor networks, a bandpass filter to eliminate noise, a precision AC - RMS DC converter, a high-speed comparation for performing quick voilage checks on the line, an ADC for making DC measurement, and a set of capacitors used for set diagnostic test.

Power for the respective units of the system is provided by way of a power supply unit 280, which receive a set of prescribed power supply vollages at ports 281 and includes DCD Converter circuity for providing the necessary DC vollages for powering the circuit components of the various units it also couples CD better (48YDC). anothed to an external cut 282 for powering the in-

As pointed out above, respective schematics of the circuit components of the respective blocks of the overall system architecture of Figure 2 are shown in Figures 3-21. To avoid line cluttering and thereby reduce, to the celent possible, the busyness of the schematics, inter-connections among various components have been shown by mnemonic identifiers. In addition, respective tables showing the association of the respective pins of the pin banks, circuit connection mnemonics and register data port dantifiers are set forth in Figures 40-60.

Referring now to Figures 3 and 4 which are schematic diagrams of the details of power supply unit 280. Figure 5 shows a bank of power connection input pins 301 and a bank of power connection output pins 302, between which a prover supply fifter capacitor circuit 303 is connected. Power supply filter capacitior circuit 303 contains respective power supply filter capacitors for each of the

respectively identified pover supply voltages employed. In the circuit schematic of Figure 3, the various power supply terminasi include +5VDC, +1-16VDC, +1-100VDC and -45VDC central office battery. As shown, the pri terminate also provide for digital logic ground, analog ground, a 48V common ground, and chassis ground.

Figure 4 schematically illustrates a pair of DC-DC converter crouts 401 and 402, which are operative to provide suppliementary regulated +5-90°C and +7.6 50°C converter supply violages employed by A-D and switched capacitic filter circuitry, to be described. DC-DC converter circuit 401 includes a pair of operational amplifiers 411 and 412 which are fied a stable voltage (150°DC) applied to input node 410, from the voltage reference por VERE of a digital consistion converter 1720, shown in Figure 97. to be described. Feedback regulating power output MOSFETs 421 and 422 are gated by the outputs of amplifiers 411 and 412 or supply the current necessary for circuitry bat drivers the spower from the supplementary +6.90°C rails. (The +6-90°C is used primarily for ADC circuitry.) Similarly, DC-DC converter circuit 402 includes a pair of operational amplifiers 413 and 414 in supply the current necessary for circuitry that draves its power from the 10°VDC input node 410. Power output MOSFETs 423 and 428 are gated by the outputs of amplifiers 413 and 414 to supply the current necessary for circuitry that draves its power from the supplementary +6.75°C rails. (The +75°SVDC is used primarily for whiched expander filters, to be described.) Referring now 16° figure 54, the microcomputer unit 200 of the system diagram of Figure 2 is schematically shown as comprising a

(ZBO mcorprocesson-based) central processing unit (501, which is operative to execute the various RMU and MAU functions of the system (be the describe below their reference or Figures 2-2-39). htrough which both RMU line circuit measurament functions and MAU line conditioning functions may be selectively controlled from a remote command site, in accordance with an operating system stored in that one of a part of flash invenzy systems, schemarically illustrated in Figure 7, that has been declared to be active or for-line. Microprocessor 501 has associated address ports (16 bits. A0-A15) and data ports (8 bits: D0-D7) coupled to a clightal

system bus 500. A buffer 580 provides isolation between a processor data bit (PD0-PD7) portion and a general data bit (D0-D7) portion of the system bus 500.

Figure S. A further shows a Ophantom/markory memory system selection logic chroit 502, including input driverigate occur 503, which is coupled to receive respective phantom (PHTIR) and restore (RSTR) mode logic levels, and a settlement lipicitiop 504, driven by driverigate circuit 503, which is operative to specify which operating system in the two flasm memory systems of Figure 7 is to be executed. The system is configured to normally boot up in a given flash memory system (system 1). However, since the firmware configured in ormally boot up in a given flash memory system or proper in operating system or proportionally only in the configuration is carried out, if it is necessary to ensure that the intended operating system (g. g. an upgraded system that has been downloaded rind system 2) is run. To ensure that this happens, the logic levels of the PHTM and RSTR mode inputs are appropriately set, via external modern access, to control which operating system with our first proper in the control of the PHTM and RSTR mode inputs are appropriately set, via external modern access, to control which operating system with our log an upgraded operating system reprogrammed into flash memory

system 2]. The architecture and selective programming of the pair of fast memory systems (flast memory system 2 and flock memory system 2) is preferably conducted in the memor described in the above - referenced co-pending Schillaci et al application. As described in that application, each of the flash memory systems has a cumulative address which space which is partitioned in banks of a prescribed delph each. As will be described below with reference to Figure 7, a respective flash memory system is comprised of a pair of memory modules. An efficie protion of each of flash memory system contains the same or common operating system code, while the remainder of that flash memory system is divided into continuous but movindus? Addressable, banks of memory.

Each flash memory system is programmed by initially reselting the entirety of each bank to all Ts, the binary ratio of selected orins of the memory calls in each reset twink in their changed to a 10° in order to reprogram a previously programmed flash memory system, it is necessary to initially reset the entirety of each for-

be-reprogrammed bank to all T's, and then change the binary state of one or more memory cells of each result bank to a '0'

When the RMU system of the present invention is initially configured for installation at a test and monitoring site, each of fits two flash memory systems will have been loaded with the same firmware, so that the two flash memory systems contain modulated versions of the same operating system solection logic circum SQ2 will normally cause file-flood 90 to 80 the logic level of convolution. DND, bornto port C27, so that a prescribed flash memory system (normally system is a solesat) is accessed by processor SQ1, which then uses the operating system resident in the default memory system (normally systems for the system is not fleet). Thereafter, when the operating system is to be changed (e.g., upgraded or a previously inactive feature activated), the inactive (off-line redundant) system is modified by means of a download sequence and the system is resort. Upon reset, the priviously inactive eystem.

(e.g. flash memory system 2) becomes the active system, while the previously active system (e.g. flash memory system 1) goes off-line.

As noted above, the respective phantom (PHTM) and restore (RSTR) mode logic applied to the selection logic circuit 502 will control whether operating system software that has been downloaded into the currently off-line flash memory system (phantom mode) or the normal system memory system (restore mode) is to be run, by asserting the appropriate register bit. On subsequent resets with power still being applied the pCOVMNLOAD) or cupult (-2NHL) or file? high 504, which determines memory system mode (I is which flash memory system is to be employed), will toggle. The logical operation of diverigate circuit 503 is such that the default state of the -DNLO bit is active high frestore) on power-up, which will initialize the DNLO bit when the +SVDC power supply, and is approximately hard of SVDC.

Also shown in Figure 5A is a watchdog filmer logic circuit 505, which is gated to driver/gate circuit 503 and serves to reset the processor circuit if the <a href="https://example.com/serves-to-power-supply-rail-drops-to-a-value">https://example.com/serves-to-power-supply-rail-drops-to-a-value</a>

less than a prescribed voltage (e.g. 4.25-4.5 voits), or if the processor fails to periodically send a write atrobe to the wastchadg timer. The purpose of logic cruzit 906 is one ensure that, upon system reset or power up, no write operations are infected until the system has been allowed to stabilize. The remainder of Figure BA is interface circuitry for coupting the requisite inogic levels/signal brining to other components of the system; to be described in addition, an output driver, signal conditioning logic cruzit 509 is employed to tallor the characteristics of an input/output enable pulse to satisfy presented modern chip select persenters:

Shown in Figure 58 is a processor clock divider flip-flop 582 divides a processor clock signal PCK/2 generated by a counterfliming signal chip 801, shown in Figure 8A, to be described.

Figure S.A schematically flustrates a memory access confroller commissed of a processor data buffer register 601 and an associated address mapping lock up table PROM (programmable read only memory) 603, which are cascaded together to form a memory decoder 600. The reputs of the memory decoder 900 are coupted via links 602 to the processor data portion of the system bus 500 and address bits A13. A15 of the address portion of the system bus. The translation matrix for memory map PROM 603 is shown in Figures 45 and 46. Memory map PROM 603 as los occupied to link 604 to receive the download logic bit (FONLD) from the memory selection logic control shown in Figures 54, referenced above, As a consequence, blocks of a selected flash memory are soccessed in accordance with the combination of the eight bits from decoder 601 or link 602, the ChUD, bit on link 604 and the processor address buts A13-A16, from the system bus. The outputs of PROM 603, on links 606, are employed to select Hash memory are provided, via a decoder 607 in

Coupled downstream of memory map PROM 603, a non-volable random access memory controller chip 805 is employed to prevent corruption of RAM memory during power outages. Controller 905 monitors the batter line and is conerable to coulde a 5 wolf.

battery vollage supplied by battery 909 to battery supply (VBB) port 681, which is coupled to the flash memory to preserve its firmware during a power outage. A two-bit DIP switch 618 is coupled to provide a manual switch capability for connecting the battery 809 to the system. Controller 900 also provides an enable output MEMS at port 882 for random access memory shown in Figure 7. Figure 78 shows a switch fable associated with the settines for switch 618.

Figure & Abrither shows input/output decoding direutify for addressing peropheral devices with which the control processor communicates, or the various (VO) restly drivers. The decoding circuitry is comprised of set of address decoders 611, 613, 615 and 617 which are coupled via address links 621 to the address bits A2 - A7 of the system bus, and are operative to select respective ones of a set of imput/output ports 252 during I/O write or read cycles in a coordinary with write are rade control inputs on lines 627 and 727 respectively. A write control signal on line 627 is further coupled through signal on line 627 is further coupled through signal on line 627 is further coupled through signal conditioning circuit 631 to condition a modern write strobe signal 81MPM. While a read control signal on line 627 is further coupled through signal conditioning direct 633 to condition a modern trad strobe signal 81MPM.

Figure 6B shows a timing logic circuit 640 comprised of gates 641-643 and flip-flops 644, 645 which provide a prescribed delay or 'waif aignst WAT' at cutput port 651, which is used in association with the firting signals generated by countar timer chip circuity to be described to ensure that sufficient time is allowed for accommodating the propagation of processor interrupt signals that have been asserted.

Figure 7 schematically illustrates, st 701 and 702, the above described dual flash (PPIOM) memory systems, and a random access memory (RAM) module 703. The first flash memory system (system 1)

701 contains flash PROMs 711, 713; the second flash memory system

(system 2) 702 contains flash PROMs 721, 723. For purposes of a non-limiting example, each memory module is a sixteen bit address, eight bit data device, with the address and data bit ports being coupled to the system bus, as described previously.

As pointed out above, the architecture and selective programming of the flash PROMS 711, 713 and 721, 723 of the primery and secondary memory systems 701 and 702, respectively, is repetrably conducted in the manner described in the previously identified on-pending Schillibus et all application. As pointed out in that application, and is shown by the system bus connections in Figure 7, each flash memory module may be erased and programment flowing a modern site. For this purpose, a DC programming or write voltage VPP, supplied via link 731, its activated at 12VDC for flash ressure or reprogramming, one device at sitms. To read the contents of a flash memory module, VPP is inactive at zero volts.

The operating system firmware that is stored in flash memory systems 701 and 702 is preferably programmable and modifiable in accordance with the menhanism described in oc-pending patent application by LMoser et al. filed on even date herewith. Send

No., entitled: "User-Controlled Electronic Madification of

Operating System Filmware Resident in Remote Measurement Unit for Testing and Conditioning of Subscriber Line Circuits, assigned to the easignee of the present application and the disclosure of which is incorporated herein.

As described in that application, the problem of labor cools and drow time required for a craftsperson to perform on-site or factory-returned modification of operating system firmware in a remote measurement and test unit are substantially reduced by configuring the firmware-memory architecture of the unit's micro-controller of a pair of redundant, ensable flesh memory systems; that enable the operating system firmware of a remote monitoring unit to be selectively, electronically modified, in particular erased, replaced and features selectively turned on, from a supervisory device (e.g. a data terminal coupled via an attendant modern to the certral office, or via a personal computer connection to a serial port (e.g. RS-232 port) of the test unit).

Figure 8A shows an input/output control/communication (KIO) supervisory unit, diagrammatically illustrated as comprising a 28gg Z84C9C-based counter/timer chip (CTC) 801, which has a pair of (eight bit) parallel I/O ports 802, 803, a multi-clook port 808.

and a pair of full-duptex serial ports \$11, \$12. Each of parallel I/O ports \$02, 803 has eight, individually configurable read or write bits. When employed as read inputs, these bits may be configured to initiate

interrupt noutnes: internally, CTC 801 comprises lour presetable, eight lot counters, which are employed to generate prescribed clock signaler for the system. Serial communication ports 81, 182 have variable baud rate and synchronous or asynchronous capability and are coupled to an RS-223 serial board rate and synchronous or asynchronous capability and are coupled to an RS-223 serial communication driverfreetives 820. The functions of counterfamer help 601 are fisted in a Counter Functions Table shown in Figure 97. Also shown in Figure 8A is a clock divided flip-flop 851 which subdivides a counterfamer of sock to provide a fifty hereoff situ volcks clock strong.

Figure 8B shows read port registers 821 and 822 associated with eight and four bit DIP switch 831 and 832, respectively, settings for which are employed to set prescribed system configuration parameters in accordance with the DIP switch states shown in Figures 79 and 80.

Figure 9 schematically illustrates a set of four counter/limer ohips (CTCs): 901. 902, 903, 904, and associated coupting layed circuit 907, 908, each counter having four internal elight in counters having from themsel elight in counters having from themsel elight in counters and clock generators for values system functions listed in the Counter Functions Table of Figure 77. The four counter/limer chaps 901-904 and counter/limer in 591 (Figure AQ) are connected in a dissy chain configuration via the higher priority IEO output bits and lower priority IEI put bits. As can be agent configuration via the higher priority IEO output bits and lower priority IEI may bits. As can be agent from 1901-901, from highest to lowest priority historypis, the counter units are connected in the order: 901-902-901-903-904. Associated with the timerobourher orbigs are respective selection logic circuits 91-9146, through which the various clock and thimny signals provided by CTCs 91-904 are stranged among the CTCs for tone and timing signal generation, such as that employed for rotary pulse generation are capsicalment to be described to be described.

Figure 19 schemafically liststates the drouit configuration of communication unit 210, through which the system is siriesced with extract communication inits. Communication unit 210 includes an on-board modern circuit 1001, such as a Bell 212A/103 modern, having an internal UART, as described above, for interfacing with processor 501 (Figure 5). Modern 1001 is driven by an associated 11,0592 MHz oscillator 1003, and has a selectable based rate of 300 or 1200 based, so that, via modern port 211, communications may be carried out at customary based rates of 300 or 1200 bits per second, for data access for a bleshophan filia interface.

Modern part 211 is coupled through modern/line interface circuitry, including a transformer 1010 and a solid state relay Ki to modern tip and ring ports 1011 and 1012. A ring detect pircuit 1015 including ontoisolator 1016, is coupled across the modern tip and ring lines 1013 and 1014 and has its output coupled to a ring detect input port 1021 of modern 1001. If a legitimate ring signal is detected, a ring detect logic level is asserted at ring detect input port 1021. Modern 1001 signals the processor by means of modern interrupt outputs on port MINT to CTC 801. A buffer 1071 provides a transceiver- interface between the processor data portion of the system bus. Also shown in Figure 16 is a set of (three) write port registers 1041, 1042, 1043, the D inputs of which are coupled to the system bus, employed for the control and selection of test functions detailed in 'the register tables of Figures 49-76. Figure 11 shows a plurality of write ports 1101 - 1108 and associated relay drivers 1111 - 1118 for setting up lest functions of the system. Write ports 1101 - 1108 are comprised of tatches which store data asserted on the data bus each time a new event or stage of a fest function requires that the test function bits change state. For the most part, the write bits are used to control the relays for establishing the requisits test parameters, described below. Also shown in Figure 11 is an additional register 1121, an upper four bits of which on link 1122 are employed as a read port, with the lower four bits on link 1123 being used as a buffer for digital signals employed for tone generation. As noted earlier, register tables in which the respective mnemonic

identifiers of the register data ports are listed with their associated functionalities are shown in Figures 49-76.

Figure 12A schematically illustrates components of detector unit 280 as including a vertiable gain (e.g. XI or X10) amplifier stage 1201, having a controllable input resistor bank 1203, respective resistors of which are selectively switched in creat with a set of input terminals 1205 to which various AC signals from the test part, the monitor pair, modern or high impedance monitor are coupled. The output of amplifier stage 1201 is coupled to a detect (CEI) output formal 2207 and to a 1708 frequency 131, output port and 2207 and to a 1708 frequency 131, output ports and above DTMF receiver 1211 is driven by a 3.58 kHz coedilator crystal 1215, which also provides the clock SMCK for the system analog-io-digital convisitor (AOC), shown in Figure 17, to be described.

Figure 128 shows a breshold detector circuit 1221 (the input of which, via link 1223 is coupled to detect the open or closed condition of contact 1226 of an alarm relay K7.Figure 12C excentialized; illustrates an off-hook detection comperation 1231, which is coupled to an off-hook detection CHD) input terminal 1233, to which a line under test and a rolary drait pulse input may be applied, Comperation 1231 is operative to

compare the monitored oursent with a threshold to determine whether the subsorbler equipment under test is off-hook. The logic level of off-hook port 1232 is manitured through CTC 801 to determine whether the line is off-hook. Figure 12D depots a bank 1241 of light emitting diodes

(LEOs), which may be panel or board mounted, and serve to provide visual status information to service and maintenance personnet. The

LEDs of the bank 1241 are selectively energized by processor-sourced drive inputs to an \* LED drive register 1243, which is counted to the avetem bus, as shown.

Figure 13A schembct of the first state components of measurement unit 270, which performs extremely proces AC and DC vollage and current measurements. Shown at 270, is where detector unit which is operative to measure the phase difference between two sine waves or tone signals, such as a reference audit tone and is line response.

tone associated with the measurement of the capacitance of the telephone line, as described in copending application Serial No., filed coincident herewillh, by Alex Knight et al., entitled:

"Phase Differential Measurement Circuit," assigned to the assignee of the present application and the disclosure of which is herein incorporated.

As described in that application, the phase differential measurement dirust 1300 convents capacitance measurements may be a way agrain at the digital format and preprocesses the digitally formatted signaths into digital conder values that may be readily analyzed by the system microprocessor. As schematically distributed in the properties of the propert

The reference fore STRT and the line response signel STOP are respectively coupled to first end second conditioning circuits, comprised of cascaded high gain amplifier stages 1303 and 1304 and comparator circuits 1305 and 1309 respectively, which format the reference tone sine wave signal STRT and the line response signal STOP into first and second square wave eignals. These first and second divide-by-two first-flop circuits 1311 and 1312, respectively. The divide-by-two fill-flop circuits 1311 and 1312, respectively. The divide-by-two fill-flop circuits 1311 and 1312 produce third and fourth square wave signals, respectively, having a frequency which is half the frequency of the first and second divide-by-two fill-flop exceptions.

The output of the first exclusive-OR circuit 1310 comprises a pulse frain the duration of each pulse being representative of a respective half-cycle phase difference between the two sine waves. This half-cycle phase differential signal, although having greater susceptibility to noise (e.g., 60 Hz hum) han a fall-wave signal, has the advantage of providing twice the number of phase differential pulses in a given period of time of what a fall-by-die signal can provide.

The square wave signal outputs of fly-flops 1311 and 1312 are applied to a second exclusive-OK circuit 1320, the output of which comprise a sense of pulses, with each pulse being representative of a respective full-cycle difference between the reference and line sine views. The full-cycle plase differential signal, although providing a contern eneasturement of place differential signal, although providing a contern eneasturement of place differential signal was vising a flat the adventage of being more stable and .less sensitive to OC offset than are half-cycle measturement.

The output of each of evolutely-OR accoults 1310 and 1320 is coupled to first and second inputs 1321, 1322 of a mistiplizer 1325, the output of which is outputed to a felloy artage 1327. Multiplicaves 1325 is controlled by the control processor vis control input links 1326, to select which of excitasive-OR circuits 1310 and 1320 will have so output outputs for the output of mistiplizer 1325. The output of comparator 1390 is a clocked into a leading flip-flop 1331 under the control of the OI output of delay stage 1327. The OI output of feedling flip-flop 1331 provides a forgoat level output signal of LAGS representative of whether the phase of the first square wave signal STRT leads or legs the phase of the second square wave signal STRT leads or legs the phase of the second square wave signal.

The PCNT output of stage 1327 on line 1337 is coupled via the system data bus to the itempricounter chip 801 of Figure 8A, which counts the number of pulsas on line 1337. Over a prescribed count average interval, which serves to average the phase interval counts to provide consistent capacitance readings, then for a given capacitative and measurement source resistance, the PCNT pulse provided an indication of capacitance value measured. For the same valued source resistance and larger valued capacitation, the PCNT pulse width will increase. Figure 138 shows a tone generator circuit 1350, which is operative to produce an output voltage having a frequency that is defined by prescribed combination of a plurality of clock inputs and an ampitude that is digitally selectable by processor 601 applied to DAC 1720 in Figure 17. This configuration and operation of such a tone generator circuit as may be employed for tone generator 1350 are described in detail in co-pending application.

Serial No., filed calincident herewith, by Filohard Walsworth et al, emblied, "Programmable Source for Supplying Controllabily Variable AC/DC Voltage Output for Telephone Line Massurement Apparatus," assigned to the assignee of the present application and the disclosure of which is herein inconvortated.

As explained in that application, the output DOUT of the DAC is a processor adjustable DC voltage in the circuit architecture shown schematically in Figure 13, this DC voltage is applied to respective switches of a switch bank 1351, which controllably interrupt the output voltage provided by the DAC to the DOUT input por of a set of input links 1353. The switches of switch bank 1331 are opened and closed in accordance with a programmed selection of one or more of signal waveform inputs PRO1.5PC013 associated with respective square waves provided by timer/counter chips of Figure 5, described above, and supplied to switch drivers of bank 1351 vis input links 1353.

The outputs of switch bank 1351 are coupsed to respective injust resistors 1355 of a unity gain inverting summing agnifier 1357, the output of which is a multi-frequency signal composite AC signal waveform MRFC derived at output note 1359. This composite AC waveform is coupsed to a switched capacitor filter are hown in Figure 19 to be described. The cutoff points of the switched capacitor filter are programmable, not hat odd humanous may be existed from the fundamental frequency of the composite AC waveform. The output of the switched capacitor filter is then applied to an adjustable smoothing filter slage, which removes statisticiply furnishmen in the waveform associated with the operation of the switched capacitor filter and adjustable smoothing filter along parameters of each of the switched capacitor filter and adjustable smoothing filter are digitally programmable. The output of the smoothing filter is coupled via an inverting amplifier stage through a coupling mission and microconforted deriven which to a (multi-frequency) store drive output port. An will be described, the fone drive output port An will be described, the fone drive output port An will be

differentially to the tip/ring portions of the sleiphone line of interest. The AC tone signal may also be applied to a high performance output amplifier stage employed for capacitance and resistance measurements. Figure 1AA schematically illustrates testing and conditioning function relays of input output (I/O) unit 230 that are operated under processor control to interconnect circuit components of the system in an prescribed connectivity path for a given system functionally. In particular, respective the and ring input point 7TIN, TRIN of a test pair are coupled through an input relay I/O to an protection circuit 1401 that contains respective less 1403, 1404, resistors 1406, 1406, and varistors 1407, 1409, coupled in circuit with the time, as shown. A featy X3 (associated with metallic access functionality) is coupled across resistors 1405, 1406, and varistors 1405, 1409 as not the See resistors 1400, 1409 and variety of the coupled sincircuit with the time, as shown. A featy X3 (associated with metallic access functionality) is coupled.

A relay k4 is coupled in crout wills the tip and ring times 1411 and 1412, respectively, so that, when operated, relay k4 causes the tip and ring connections to be reversed, so as to allow either line to be measured. Relay K5 is coupled to lines 1413 and 1414, which are coupled through relay k4 to the tip and ring paths. When operated, relay k5 shorts for and ring together (used for both measurement and conditioning functions). Relay k6 is coupled to lip and ring parts 4113 and 1412 and to a set of precision (stable over time and temperature) diagnostic capacitors 1421, 1422 and 1423, as shown. Operation of relay k6 terminates sip and ring with a preciotopid diagnostic capacitations so that whether or not the capacitance measurement circuity is operating correctly may be determined.

Also shown in Figure 144, is a relay K8, which controllably places a thermistor 1425 in crotex with the tip and ring fines 1411. 1412 for femperature measurements, Relay K9 is coupled to controllably bridge the ip and ring paths 1411 and 1412 with a snukber circuit comprised of resistor 1427 and capacitor 1428, so us to effectively remove framewith that may be infroduced when a field battery is applied to a line. Relay K10 is coupled to confoliably short up or ring to ground, as shown. Relays K12.

K13, K14 are coupled in circuit with respective resistors of a resistor network 1431, and are operative to controllably coupled a selected measurement source resistance in cruzit with lime DSRC and line 1414, Relay K15 is controllably operative to allow the test pair to be connected to external bio and ring lines 1432 and 1433, via an internal lighting test bus part 1441 and 1432, Figure 148 derivous a relay K18 tast is coupled in circuit with relayer K21 and K22 of Figure 15, described bellow, to provide an auxiliary low linesdance monitor connection between a test passi files and a monitor time.

Figure 15 schematically itsustrates additional controllable connection circuity, including a relay K17, which is operative to couple test pair signals applied to a tip and ring test pair 1501 of a line under lest to a test pair solation transformer 1503, the secondary of which is coupled to output line 1505. A relay K18 is

operative to couple a termination resistance, the value of which is defined by the controlled energization of relays K19 and K20, coupled in cruzil with termination resistors 1507 and 1509, in crucial with either the secondary of transformer 1503 or dincelly acrose the test part tip and ting times 1511 and 1512. Relays K21 and K22 are coupled in circuit with relay K81 of Figure 14B Preferenced above, and are operative to provide multifunction test signal routing capability to or from the test and mostor tip and ring parts, as will be described. Respective tip and ring spat ports or a monitor par TMON, RMON are coupled through a monitor into protocon circuit 1515 that contains respective a tips of 1518 and a variator 1517, coupled in circuit with a monitor par solid state relay K23 and a relay K15, which is coupled to a monitor par isolation transformer 1520. Also an overvoitage crucial 1500, compressed of Zener clodes 1531, 1532 is coupled between secondary line 1535 of transformer 1520 and ground. Secondary line 1535 is coupled to

Relays K24 and K27 are operative to couple CO battery voltage to the test pair TTIP and TRNG, on lines 1541 and 1542, respectively. Relays K25 and K26 are controllably operative to

couple respectively different (externally applied) ringing signate RGN1 and RGN2 to test fip line 1541, as shown. Relay K28 couples the test tip and ring pair to the input of a high impedance monitor circuit 1550, the output of which is coupled to output port 1551 and is employed to measure AC signals from either the test pair or the monitor pair without introducious poise onto the line under test.

Figure 16 shows voltage and ourrent measurement acrously employed for remote measurement ACIDC voltage and current measurements. For voltage measurements, a 10 magghm resistor dividen network 1601, comprised of a 9M ohm resistor 1611 and a set of decade-divided resistors 1612, 1613, 1614 and 1616, is coupled between line 1602 and ground. For ourrent measurements, a 1K ohm resistor divider network 1609, comprised of a soft of decade-divided resistors 1605, 1606, 1607, and 1608, its coupled between line 1610 and ground. The values of three resistor divider networks are chosen so as to provide a range of input voltage values that conforms with the input range of an attendant nanlog-to-digital converter from which digital values are output for analysis by the control processor.

Retay K34 is operative to controllably setect, via a control signal on input port (-IIV), whether a voltage (V) measurement in a current () measurement is to be made Where a current measurement is to be made the test tip input (TTIP) is coupled to current shunt resistor network 1809. Where a voltage measurement is to be made the test tip input (TTIP) is coupled to voltage divider resistor network 1601.

For voltage measurements, a relay KC3 is coupled in diruit with inex 1802 and 1803, so as to controllatify strott the 9M ohm resistor and thereby select the 1 M ohm voltage divider configuration, while relay K30 is coupled in circuit with lines 1803 and 1804, so as to controllatify bypass the 9M ohm resistor and short the 900 ohm resistor, thus selecting the 100K ohm voltage divider configuration. Relay K31 is controllatify operative to place a presented compensation capacitance 1620, formed of capacitors 1621 and 1622, across the 900K ohm voltage divider; for the purpose

of cancelling out loss due to parasitic capacitance, and is also used in a divide-by-ten range of AC voltage measurements.

Reasys K52, K33 and K65 are circuit path directing relays which are connected to provide various circuit paths from line repulsal TIPL TRING or BRI) to the voltage divider network 1600 relating the repulsal TIPL TRING or BRI) and the obstage divider network 1601 and client relative to controllably select different voltage of current manuscreament relating and carried to controllably select different voltage or current measurement ranges. Relay K41 is operative to controllably connect the signal that has been rusted through the voltage divider or current sharin resistinc relevants to an outputs on intel 630, or an external input port 1831 to output port 1862 for application to the measurement circuitry shown in Figure 17, to be disscribed. A resistor-capacitor network to 1832 provides a presented amount of isolation (attent) attenuation to protect downstream measurement circuitry (Figure 17). Also shown in Figure 18 are bounded in the provided various measurement transplants and provided various measurement transplants and provided various measurement furnal country. Figure 173 has harvantically filterates the circuit configuration of that portion of the measurement nutri 270 which contains a precision Ac-DC RMS converter and an analog-to-digital converter (ACI) for making DC measurements. Figure 173 shows digitall-c-enading converter circuitry. Figure 173 shows a high-speed comparator for performing quick voltage checks on the line; and Figure 170 shows a high-speed comparator for performing quick voltage checks on the line; and Figure 170 shows a high-speed comparator for performing quick voltage checks on the line; and Figure 170 shows a high care provided provided and provided and provided variations on the line; and Figure 170 shows a high care provided provided and provided variations on the line; and Figure 170 shows a high care provided provided and provided variations are provided and provided variations are provided and provided variations and provided variations.

More particularly, Figure 17A shows an AC-DC RMS converter, which provides a DC output voltage matching the AC RMS input and comprises a DC-DC converter chip 1701 having an input terminal 1703 a selectively coupled through relays R42 and R43 to input terminal 1705, to writch output terminal 1832 of Figure 16 is coupled. Relays R42 and R43 provide paths for switching AC, DC or filtered signals into an ACC 1710. The voltage reference for DC-DC converter 1701 is derived from a potentionneter-controlled voltage reference circuit 1705, for adjusting the accuracy of the RMS-DC conversion performed. A DC voltage on a line under test is coupled via input

port 1709 (DTIP) to ADC 1710, which is operative to measure DC input voltages, while filtering out 50 Hz from

Figure 178 shows a digital-to-analog converter chip (DAC) 1720 having its voltage reference derived from a patientiliometer, controlled voltage reference circuit 1707, for adjusting the accuracy of the converter. The output of DAC 1726 is coupled through a current-to-voltage translating buffer stage 1733 to a unity gain, investing buffer stage 1733 and to a relay K44. The potantly of the output voltage produced by DAC 1720 is determined by the circuit path through maky K44 - either from the output of buffer stage 1733 or through cascaded unity each in vertificial potent stage.

Figure 17C shows a high speed comparation circuit 1731, which allows the voltage on the line, relative to a programmable behalf, but be related in the many to employed for distinct election. The operation of such a high speed comparator circuit is described in detail in the above-referenced co-pending Wallsworth et al. association.

As described in that application, when testing or monitoring the time the analog values of monitored purported to the helephone time are digitated by the analog-to-digital converter, so that they may be read by the central processor. In order to anable the sensitivity range of the ADC 1710 to be quickly established, the output (DOUT) of the DAC 1720, shown in Figure 178, a counted to a third input DOUT or comparator 1731. A second input COHII is coupled (rue a unity gain before amplifier 2001 and path through relay K62, shown in Figure 20) to the ADIN portion of input port 1709 of ADC 1710. Comparator 1731 as operative to provide an output signal DTO on output terminal 1738 discassive of whether the input of the ADC 1710 exceeds the output of the DAC 1720. If so, the processor responds by immediately changing the sensitivity range of ADC 1710. As shown in Figure 178, the threshold voltage level DOUT for high speed comparation crount 1731 is coupled through relay K44 from the output of DAC 1720. Thus, the polarity of the comparator's reference voltage is determined by the circuit path through relay K44 - either from the output of buffer.

stage 1733 or through the additional inverting buffer stage 1735

Figure 17D shows a tone generation driver amplifier circuit

1751, coupled to receive a tone signal TONE on input terminal 1753, from a switched capacitor filter in Flaure 19 to be described, and provides an amplified fone output at TORI cort 1755.

Figure 16 achiemetically shows the circuit configuration of a discrete output power amplifier oficult, which is operative to provide AC voltages employed in capacitance measurements and DC voltages used in resistance measurements. The use of the output power amplifier circuit for sourcing AC voltages (for capacitance measurements) is described in detail in the above-referenced co-panding Walsworth et all application.

As shown in Figure 16, the output power amplifier is comprised of differentially commented. Darlingtonconfigured framstero pairs 1801 and 1802, the common emitter connections of which are connected to a bias current source 1805. Darlington pair 1801 has its base input 1811 coupled to relay K45, while Darlington pair 1802 are us as base input 1812 coupled to relay K46 For AC voltage generation, respective unity gain control inputs UGN1 and UGN2 are applied to relay control terminate, so that the amplifier is operated as a unity gain amplifier. For DC voltage generation, the relays K45 and K45 remain unanergized in the connection pair configurations shown, a total the output of DAC 1720 (Figure 178) is applied through a unity gain buffer amplifier 1807 base node 1811 of the amplifier circuit. In its illustrated configuration, the overational amplifier provides an investing K1010 join function.

The celeptor note 1831 of Carington pair 1801 is coupled to a transconductance amplifier 1833, the output of which is outpied to a push-pull Class B output amplifier stage 1835. The output of push-pull amplifier stage 1835 is derived from output terminal 1837, which is outpied over here 1839 to relays K47 and K48, which provide AC/DC voltages to the respective ring TRNG and tip TTIP portions of the test pair and to source resistance and capacitance output ports in accordance with the mode of operation of the system, as will be described.

Referring to Figure 118A, Effecting circuitry for the vanous fone agnies is shown as including a first lowpass (tone) filter 1901 is shown coupled to a multi-frequency tone generation input line 1903. Filter 1901 may comprise an eighth criter Bassel lowpass filter (hij), which is operative to convert square wave inputs on line 1903 to serie waves by removal of odd harmonios. The output of the filter is coupled to a TONE output line 1905, and to a switched capacition stage 1910, comprised of a which bank 1912 and an association stage. multi-capacitor stage 1914, which supplies additional capacitor filtering to a bandpass switched capacitor filter stage 1920.

Also shown in Figure 194 is a bandpass evidented capacitor titler stage 1920 is comprised of a fruith order universal filter, such as a Chebydnev highpass filter, stage 1922 doubled in cascade with an eighth order Bessel filter 1924. Each switched capacitor filter stage has a prescribed clock frequency lo-filter cutoff frequency (e.g., or the order of 10011). These filters are employed to ensure that time measurements are procasely conducted (e.g. removal of noise, residing dist force). Figure 1-98 shows a selectable resident network 1950, employed for source resistors for capacitic measurements, comprised of respective offerent values resistors 1951-1954, which are coupled in circuit which readys K48 and R50, Relays K48 and K50 are controllably operated to place a prescribed resistance in circuit with ports 1961 and a reference port STRT, is signate condensing corruit 1968 employed for capacitance measurements. (The STRT port corresponds to the reference tone STRT described above with reference to the capacitance measurement whase differential resourcement unit illustrated in Figure 13A.)

Figure 15C shows a buffer ampfirer 1970 having a potentionwer feetbest resistor 1971 which is osupled in circuit with the output of and is 1970 having appearant for the ost brough months properly and transferred 1520 (Figure 15). Figure 20 schematically illustrates a set of buffer amplifiers employed in various circuit caths of Figure 1520.

perticular, an operational amplifier 2001 is coupled as a high impedance input buffer for the high speed comparator 1731

(described above with reference to Figure 17C). A buffer amplifier

2002 has a potentiometer feedback path 2004, which is coupled in croad with the output of and is operative to compensate for the loss through test pair transformer 1503 (Figure 15). Buffer amplifier 2010 is coupled in circuit with the high impedence monitor stage 1500 (Figure 15) to provide an overall gain of until.

Relay K61 is coupled in cruth with a pair of (100 ohm) resistors 2011 and 2012, and is controllably operative to place these resistors in circuit with the RMS-DC converter 1701 of Figure 17. Relarys K52 and K63 are coupled to route various signals to the vollage divider and current shurt networks 1801 and 1809, respectively, in Figure 19. Relay K57 is controllably operative to place a resistor 2020 across the input of the rest pair TTPP and TRNO of Figure 140.

Figure 21 schematically illustrates the configuration of an AC source empiritier (power boost circuit) employed for metallic access conditioning applications, in particular, single-sisted AC signals to be applied to the test pair are coupled from an input forminal 2101 to a first amplifier stage 2102 having an input tominal 2101 to a first amplifier stage 2102 having an input to buffer empiritier 2103, the output of which is coupled through a push-pull stage 2105 to an output terminal 2017 is coupled to the input terminal 2101 to a second amplifier stage 2122, and to relay KS4 which is operative to controllably ocuple the AC signal output of the first stage 2102 to the tip portion of the test tips.

Smillarly, output signals from the first amplifier stage 2102 are coupled to an identical second amplifier stage 2112, having a buffer amplifier 215, the output of which is soupled through a push-put stage 2115 to an output terminal 2117. Output terminal 2117 is coupled to relay K55 which is operative to controllably couple the AC signal output of the second stage 2112 (which is the same amplitude output by the first amplifier stage 2102, but shifted in phase by 180 degrees) to ring portion of the test bus. Thus, when used to sether, the two amplifier stages 2102 and 2112.

are operative to provide a large amplitude, differential tone across tip and ring.

Also shown in Figure 2.1 is an amplifier enough 2120, which is operative, in response to a control signal at input terminal 2122 from timer/counter chip (CTC) 801 of Figure 8A, to generate a 12VDC programming voltage for the flash memory devices of Figure

#### 7, described above.

As pointed out above, the integrated line test and conditioning architecture of the present invention nehmatically shown in detail in Figures 3-21 is, appatic of performing both remote measurement unit (RMH) and metallic access unit (MAU) functionality, each of which may be individually accessed and controlled. The RMH performs mechanized loop testing (MLT) tasks, while the MAU imports prescribed electrical conditions to a specified line directi. The operating system software through which each set of system functionality may be controlladly executed by control processor 501 (Figure 5) is stored in the system functionality may be controlladly executed by control processor 501 (Figure 5) is stored in the formal of the system of quasi redundant flash memory systems 701 and 702 of Figure 7, in the description to follow, various RMU test and MAU conditioning routines, and the manner in which the above described circuit architecture is controlled in accordance with the operating system software stored in the currently active flash memory system to execute such routines, will be explained in detail.

RMIJ OPERATING SYSTEM When controllably accessed to operate se a virtual RMIJ, he system responds to instructions from a command site (floor maintenance operations system) and performs singlefine demand tests on a line provided by a pair gain system. A non-limiting example of a pair gain system their may be employed for this purpose is described in the Canadian patient to A. Chan et al., entitled "Pair Calin Applique", No. 1266/158. Access to the system may be effected by a modern link with the central office, employing a modern interface communication protocol used mechanized loop testing system to drive the system as an RMIJ. As contract out briefly above, the RMIJ functionality embedded

in the crowlit architecture and software that controls the operation of such oricultry includes the ability to measure AC and DC vollage and current, and three way resistance and capacitance (between hip and ground, ring and ground, and tip and ring). The RMU is also able to analyze rotary dial pulses, dial tone, and dual tone multi-frequency (DTMF) tones, it can also measure signal transmission lavels; generate test tones, and allow test personnel to establish caliback and alternatively monitor, apply ringing, talk and perform tests on a separate telephone line. Each of these lest capabilities will be described individually bellow.

In order to facilitate the description, rather than detail circuit flow paths through the detailed circuit achievance of Figures 9.215 or each function, a separate one of a set of block diagrams of Figures 2.2-08, which show the principal circuit components of the system architecture described above for the operation of interest, will be referenced. Details as to the actual participation of Individual components of the circuit earthesture schematically shown in Figures 9.2.15 for a respective FMU function are readily acertainable from the schematic Figure numbers given in the respective RMU less/measurement operation block diagrams of Figures 9.2.38

### 1. DC Voltage Measurement (Ficture 22)

A DC voltage measurement measures DC voltage conditions presented on the test bus. The conditions can be internally generated or they may be presented externelly from the outside line under test via relay. For this purpose, a shown in Figure 22, at

2201, DC test pair voltages (e.g. tip-ground or ring-ground) are brought in through the input connect/ protect relay circuitry.

(Figures 14-15). Via a path 2202 through the test conditioning relays (Figures 14-15), the rest pair analog vi8tages are steezed to the 141-110, 1110,0,0 or 112005 expent of vistage diviser network 2203 (shown at 1609 in Figure 16). At 2204, the divided analog DC voltages are read by the AD converter (1710, Figure 17A) which, in turn, sands digital data representative of the measured analog DC voltage to the CPU (501, Figure 5).

# 2. AC Voltage Measurement (Figure 23)

An AC voltage measurement is similar to a DC voltage measurement in that it measures AC voltage conditions presented on the test bus, and requires that the signal be routed the AC/DCRMS converter prior to being coupled to the AD converter, where the voltage is read and digitized. "Namely, with reference to Figure 23, as in the case of the DC lost pair voltages described above, at 2971, analog AC lest pair voltages (e.g. 6-g-ground or ring-ground) are brought in at 2301 through the input relay connect protect circuitry (Figures 14-15). Visa a conditioning relay sincult path 2302 (Figures 14-15) they are then esteemed to the 31, 170, 17100 or 17000 voltage of whole matwork 2303 (1691). Figure 1981, the divided analog AC voltages are then couplet at 2304 to the RR/SIDC converter (1701 in Figure 17A), which translates the RR/SIDC voltage is then read at 2305 by the AD converter (1710, Figure 17A), which is turn sends digital AC voltage measurement deta to the CPU (501, Figure 17A), which is turn sends digital AC voltage measurement deta to the CPU (501, Figure 17A).

## 3. DC Current Measurement (Figure 24)

Both DC and AC current measurements are similar to voltage measurements, except that the previously described current resistor network is employed in lisu of the voltage divider resistor network. More specifically, for DC current measurements, DC feet pair currents (slp-ground or map-ground) are brought in at 2401 through the imput relay connectiprotect circuitly (Figures 14-15), and steered at 2402 via the test conditioning relays (Figures 14-15).

16), to the IK, 100, 10 or 1 ohm current shurtl resistors 2403 (of current shunt network 1903, Figure 191). The resulting analog DC orbitage, which is used to calculate current, is read at 2404, by the AD converter (1710, Figure 17A). The digital DC current measurement-representative date output by the AD converter is then sent to the CPU (501, Figure 5).

4 AC Current Measurement (Figure 25)

For AC current measurements, test pair currents (tip-ground or ring-ground) are brought in, at 2501, through the input relay connectiproted circuitry 2501 (Figures 14-15), and steered at 2502, via test conditioning relays (Figures 14-15) to the IK, 100.

10, or 1 ohm current shunt resistors 2503 (of shunt network 1509, Figure 16). At 2504, the resulting AC voltage, which is used to calculate AC current, is sent to the RMS/CIC converter (1701, Figure 17A). The RMS/CIC converter translates the RMS analog voltage to a DC voltage that is read at 2505 by the AD converter (1710, Figure 17), in burn, the AD converter outputs digital AC current measurement-presentative date to the CPU 301, Figure 51.

5. DC Resistance Measurement (Figure 26)

There are three respective DC residance measurements that may be conducted, respectively associated with differential resistances across to fing, ring-ground, and top-ground. For each resistance measurement to be performed, a respectively different resistance measurement condition is asserted by the processor. Specifically, in response to a prescribed digital resistance measurement injurt code from the processor, 2500 the digital-b-analog converse.

(DAC 1720, Figure 178) generates an associated analog DC voltage.

This voltage is coupled to power operational amplifier 2602 (Figure

18), where it is amplified and then fed at 2603 through IK, 10K,

100K, or 1M ohrs of the source resistance (1431, Figure 14A) and applied at 2804 to one side of the lest pair through the test conditioning relays (Figures 4.145) and 4.7805 to the input relay connectificated circuity, (Figures 14.15). During DC resistance measurements, depending on MLT command parameters, that side of the test pair not being sourced with the DC measurement vottage is either open, shunded to ground or shorted to the other side of the test pair, visit the test conditioning relays (2004), while at 2606, By-ground or ring ground vottages are divided down by the voltage divider network (1001, Figure 16) and read at 2607, by the AD convierted (1710, Figure 173) which in turn sends the data to the CPU (501, Figure 5). The processor then extrapolates the differential or 'febts' resistances on the feet pair from this measurements data, Islang into account the source voltage and source resistance used.

 Capacitance/AC Resistance Measurement (Figure 27) Capacitance measurements are conducted by applying a prescribed test tone (e.g. 30Hz) to the line and measuring phase

delay between the source and the effect of the fine on the tone transmission. The tone signal is applied for three respectively different conditions of the feat pair (corresponding to those described above for resistance measurements) and line voltage attenuation and phase shift are measured for each test line configuration. The resulting measurements are then processed to derive a differential capacitance.

For this purpose, at 2701, a 30 Hz signal is generated by dividing down the processor dock through the timinglocutants ratio (CTCs) tense counters (shown at 901-904 in Figure 9). At 2702, a respective force is selected by the tone generator (1350, Figure 13B) and the amplitude is determined at 2703 by setting the notiput of the OAC (1720, Figure 17B) to the OC level which becomes the peak-to-peak level desired. This digital signals or converted to a 109Hz) sine wave by the lowpeas titler creatify (1901-Figure 19A), and is amplified by the tone amplifier circuitry (including tone amplifier 1751, Figure 17D and power boost amplifier 2102/21/21 of Figure 219A.

At 2706, the amplified fore signal is selectively coupled from the power board amplifier circuitry through the capacitance source resistance instance source resistance nativer's 1983. At 2701-2708, the capacitance reference signal is applied to one side of the test pair, via test conditioning relays (Figures 14-15) and the relay connection/protection circuitry (Figures 14-15). At 2709, (except when the other side of the test pair is shorted to groundly the signal is side applied to the power operational amplifier circuitry (2112/2102 of Figure 21). At 2708-2709, a duplicate of the capacitance reference time signal is also applied to the other side of the test pair, via test conditioning relays (Figures 14-15) and the relay connection-protection circuitry (2109-261).

At 2711, the (delayed signal) output of the power boost amplifier or pultry is frequency band-imited (to

eliminate noise) by the bandpass filler (1922, Figure 19A). At 2712 it is then compared in the zerocrossing (leading) phase detector circuit (1990, Figure 13A) with the power boost amplifier inference signal.

issuppiled by the power boost ampfiller at 2705). At 2713, the time interval of the digital signal output by the phase detector, which represents the phase difference between the reference (STRT) and delayed signals (STOP) is measured over a prescribed furniber eighal periods (e.g. ten) for ten periods by phase/pariod counters of the timing/ounter chips (CTCs) 901-904 of Figure 9, which then forwards this phase information to the CPU.

Via a separate, parallel path at 2744, the bend-limited delayed signal output from the bandpass filter oricultry is divided down by the voltage divider (1801, Figure 16), and translated at 27.15 to a DC voltage by the RMSDDC converter (1701, Figure 17A). The resulting DC analog voltage is then read at 27.16 by the AD converter (1710, Figure 17A8), which sends this amplitude data to the CPU. The differential capacitance or AC resistance of the test pair is derived in the processor from the phase and amplitude measurements, which are based on the RC time constant of the line capacitance and source resistors under

### 7. Transmission Level Measurement (Figure 28)

xIO gain. The amplified signals are then band-limited at 2805 by the bandpass filter (1926, Figure 19), and divided down at 2806 by the voltage divider network (1801, Figure 15). The divided analog AC voltage is then contreted at 2807 to a DC voltage by the RMSCDC converter (1701, Figure 17), and read by the AD converter (1710, Figure 17), at 2808. The digitized diviput of the AD converter is placed on the bus and read by the CPU (501, Figure 5), where the decided (digit levels accidated).

8. Dial Tone Detection (Figure 29) The purpose of dial tone detection is to evaluate the dial tone on the line which is connected to the test pair. Dial fone testing includes monitoring for, may include and strending to break, dial time for prescribed periods of time.

In order to detect dial tame, either the test pair relay (K17, Figure 19) or the monitor pair relays (K23, K18, Figure 15) are coupled through relay commector/protection pairs 2001, 2003 to respective feolation fransformers (1503, 1520, respectively, shown in Figure 15), depending on the test requirement. Via test conditioning relays (Figures 14, 151, the dial tone signal is coupled at 28,050 to the amplifier oricitary of Figure 20. At 2907 the dial flown eiginal is amplified (transformer boses are concreded and x or x0 gain is selected), and the amplified signal is then band-imited at 2908 (by bandpass filter 1820, Figure 19). The bandpass-filters signal is applied at 2909 to the worker (1601, Figure 170, Test and sensed, at 2911 by the Fight-peed comparation circuity (1731, Figure 171, Capit 174, Test) and sensed, at 2911 by the Fight-peed comparation circuity (1731, Figure 170, Capit 191, the high speed comparation is operative to provide a high digital logic level to a parallel port read by the CPU, if the dial lone signal exceeds a reference voltage supplied at 2912, by the DAC (1720, Figure 173), which is so at a trinshold value representative of a converted 303B signal level. On the other hand, a low logic tevel from the high-speed comparator indicates the absence of dial tone.

## 9. Rotary Dial Analysis Figure 30)

Rotary diel analysie monitors the make and break times of the pulses being examined on the test pair. For rutary dial signal analysis, the (rotary dial) signal is coupled at 3001 - 3002 though the relay connecti protect droutry and test conditioning relays (Figure 14, 15), which provide CO, battery loop power at

3003, to an off-hook detection comparator (1231, Figure 12C), at

30G4. The off-hook comparator is operative to output a digital low logic level during the "make" part of the

cycle, when the notary signal is more negative than a prescribed (-1,8 VDC) threshold, supplied at 3006, ("Praska" are indicated by a high long-love). The lime intervals of the make and breaks pulses are measured at 3008 by counter/timer chip (CTC) (851, Figure 8), which couples the information to the CPU 1.0. DTMR ("Fouch Tone) betterion (Figure 1).

Youch tone or DTMF signal analysis performs a test of the DTMF digits reneived on the test pair during the test period. A presembled number of digits and a given wait time are employed, in order to detect DTMF signals, either the test pair retay (K17. Figure 15) or the monitor pair retays (K23, K16, Figure 15) are coupled through retay connection/protection paths 3151-3102, 3104.

3105 to respective isclation transformers (1503, 1520, respectively, shown in Figure 15), depending on the CTMF path of interest Vie test conditioning relays (Figures 14, 15), the signal is coupled at \$103 to the amplifier circuity of Figure 20, which compensates at \$105 for transformer loss and provide xl or xlO cash.). The loss-compensated (amplified) signal is then coupled at

3106 to a DTMF receiver (1211, Figure 12A), which reports data of DTMF signals received via port 1213 (Figure 12A) to the CPU. Figure 15) is coupled through a relay connection-protection path to an isolation transformer (1503, Figure 15) at 3302. Vals test conditioning relays (Figures 14, 15), at 3303, a path is provided at 3304 to high singledance monitor buffer amplifier circuit 1650 (Figure 15). At 3396, the cascaded monitor pair relay path 1423. K16, Figure 15) is cupied via isolation transformer (1520, Figure 15) at 3306, to high impedance monitor amplifier 1550.

## HOLD (Figure 34)

The Hold function involves remaining off-hook on the montor pair without a test peri-to-montor pair connection or teathery loop power being applied, as shown at relay connection 310 for the monitor pair, par se, and the relay connection to lest conditioning relays for the test pair, at 3402 and 3403, separate from a connection to the monitor pair.

#### 12 Tone Generation (Figure 35)

As described previously, all tone signals are based upon digitally generated dock signals that are controllably combrend, filtered and amplified to produce the desired tone signal. Tone generation may involve the provision of a prescribed tracer tone (e.g. \$97.5 Hz, at 10.6 dBm) to the test pair and interrupting the tone at a defined rate. For tone generation, as shown at \$501, processor clock signals are applied to the immigrocurater clips (901-904. Figure 9) and selectively divided down to produce the digital clock components of which the tone signal is comprised. The peak to peak amplitude of these signals is so by the DC (level output by DAC of 3502, and the signals are selectively summed at \$503, as necessary by the frequency adderfeelector circuitry (Figure 13b). The resulting sine waves are coupled at \$504 to the flowpass filter circuitry (Figure 19a), and the filtered tones are then amplified through the tone engine stage (175): Figure 170) at \$505 and coupled to their destantation transplant engineers (145), at \$506, which provide connections with the required termination resistors (as shown in Figure 15), at \$506.

## 13 Ring (Subscriber) Test (Figure 36)

The ring subscriber function applied a selected one of a pluratity of available types of ringling signals to the test plant. Such inguing signals include. IR NIEG corresponding to a negative superimposed ring signal applied to the ring side of the line, IR POS corresponding to a positive superimposed ring signal applied to the major side of the line, IR NIEG corresponding to a negative superimposed ring signal applied to the tips side of the line, and if POS corresponding to a positive superimposed ring signal applied of the line, and if POS corresponding to a positive superimposed ring signal applied.

# to, the tip side of the line.

When performing a ringing lest, the RMU applies the nighing signal to the lest bair and monitors the line for a subsequent ring trip. Once the test pair goes off-hook, the RMU removes the ringing signal from the test pair and places the caliback in talk mode, with battery lop power applied in the florward polarity state.

As shown in the signal flow path connection diagram of Figure 30, to conduct a ringing signal best a signal is connected from a ringer (or also applied to the lest pair) with the proper ring cadence through the relay connect/protect circuity 3881, 3802 to respective lest conditioning relays (Figures 14, 15), at 3805. Via the conditioning relay circuit path (Figures 14-15), the signals are then steered to the \$1,710, 1/190 or 1/1900 vollage diviser reviews 3894 (1801, Figure 19). The divided analog AC voltages are then coupled at 3605 to the RMSIOC converter (1701 in Figure 17A), which translated the RMS voltage to an analog DC voltage. This analog DC voltage is then read at 3606 by the AD converter (1710, Figure 17A), which in turn sende digital AC voltage researcement data to the CPU (601, Figure 3, 14, Offshook).

### Detection (Figure 37)

Off-hook detection monitors the line under feet to determine whether line voltage indicates that the substracting translation device is off-hook, fer off-hook detection, the substracting line is coupled at 3701-3702 through the relay connectiprotect circularly and leei conditioning relays (Figure 14, 15), which provide CO, battery loop power at 3703, to en off-hook detection comparator.

(1231, Figure 12C), at 3704. The off-book comparator is operative to output a digital low logic level to a peralist part read by the

CPU when the subscriber is diff-hook. As described previously, an 10th-hook condition is declared when the signal lived is nown regative than the -1.8 DC threshold provided as 3705, 15. Alarm Contact Classine Oelection (Figure 38) To detect an alarm contact closure, the alarm input is coupled at 3801 timough relay connectiprotect circuity (Figure 14, 15) and applied, al 3802, to an alarm threshold detector circuit (1221, Figure 123), the input of which is coupled to detect the open or ...

closed condition of contact of an sizem resty (KT, Figure 126). As explained previously, the alarm input inveit is compared in the litreshold circuit with a prescribed DC reference voltage (e.g. 0.96 VDC), shown at 3803, to indicate whether an external sizem contact closure condition has occurred. The alarm comparator output is low when an alarm contact closure, condition has been asserted. MAU OPERATING SYSTEM.

As exchanned previously, when the integrated RMM-MALD system of the present invention is remotely commanded to operate as a metallic scross unil, the system renewas commands from a direct access test unit (CATU) and performs ince conditioning functions on the test the provised by the pair gene system. A non-limiting example of a direct access lest unit that may be employed for this purpose is described in the U.S. patient to Chan et al., entitled "Oirect Access Test Linit for Central Office." No. 4,841,580, issued June 30, 1989.

When operating in the MAU mode, diagrammatically illustrated in the block diagram of Figura 35, the system is capable of conditioning a line in accordance with selectively invoked NAU functionality, using the relay connectionated cliculity and test conditioning relays, at 30th 13002, as described above in comercion with the description of the RAU operating system in the NAU mode the following (verifiable or demand) conditioning functions may be invoked, using the relays shown in Figures 14 and 15, described above.

Open Line - in which the fine under test is disconnected;

Short Line - for the test pair, Tip and Ring are shorted together;

Short To Ground - for the test pair, Tip, Ring, and Ground are all shorted togsther;

Tip Ground - for the test pair, Tip is shorted to Ground, with Ring open, and

Ring Ground - for the test pair Ring is shorted to Ground, with Tip open. To verify any of the above conditions (with the exception of open time), an internal resistance measurement is conducted, prior

to providing a connection to the external line: AC LINE CONDITIONING

For AC line conditioning, a high level (trucer) metallic fone (e.g. a 577.5 Hz fone at a level of 25dBm) is coupled to the line as a tip and fing fone, using the tone generation crountry and path connections described above, except that presented parameters of MAU lone signals are different from RMU lones. For tip tone and ring tone conditioning, the tone (a.g. a 577.5 Hz tone at a level of 19dBm) is coupled to the line single sided (fig-ground or ning-ground). The interruption rate for an MAU tone may be on the corder of 6.7 interruptions per second (as opposed to an interruption rate of five interruptions per second for an RMU tone). To verify piecewise of a tracer fone on the line, an internal transmission level measurement is conducted point to connection to the line. HOLD TEST

For a hold test the system maintains the line conditioning currently invoked for a prescribed period of time (e.g. 1-99 minutes), which begins when the system goes back on-hook. Functions which may be held are open line, shorted line, short-to ground, tip-to-ground, ring-to-ground, lip tone, ring tone, and tip and ring tone, referenced above.

As will be appreciated from the foregoing description, the substantial cost associated with the installation and sorvingt of opparately described telephone insintating and conditioning systems, and the initiated capabilities of such units are effectively obvioted in accordance with the processor-controlled integrated lelephone line measurement and conditioning system of the present invention, within provides a

multiplicity of measurement and conditioning functions that are selectively executable in response to command is suited from a remote command is subove, the dual measurement and conditioning operations of the architecture of the present invention impain both virtual remote measurement and in (RMU) functionality and virtual intellial caceses until (RMU) sunctionality and virtual intellial caceses until (RMU) sunctionality that may be individually assessed and controlled. The RMU operates primarily as a test head that performs mechanized look restain (RMU) is traited.

impart prescribed electrical conditions to a specified line arcuit Vihen controllably accessed to operate as a virtual RMU, the present invention responds to instructions from a command site (loop maintenance operations system) and performs single-line demand tests on a line provided by a pair gain system. To operate as an MAU, the system reserves commands from a direct access test unit (DATU) and performs line conditional functions on the test line provided by the bear quality system.

White we have shown and described an embodiment in accordance with the present invention, it is to be understood that the same is not limited thereto but is susceptible to numerous changes and modifications as known to a person skilled in the art, and we therefore do not wish to be limited to the details shown and described herein but intend to cover all such changes and modifications as are obvious to one of ordinary skill in the art. A processor-controlled integrated telephone line measurement and conditioning apparatus installable at a remote site provides a multiplicity of measurement and conditioning functions that are selectively executable in response to commands issued from a supervisory command site. The dual measurement and conditioning capabilities of the architecture of the present invention impart both virtual remote measurement unit (RNU) functionality and virtual metallic access unit (MAU) functionality that may be individually accessed, and controlled. The RMU operates crimarily as a test head that performs mechanized loop feeting (MILT) tasks, while the MAU is operative to impart prescribed electrical conditions to a specified line circuit. When controllably accessed to operate as a virtual RMU, the present invention responds to instructions from a command site floop maintenance operations system) and performs single-line demand tests on a line provided by a pair gain system. To operate as an MAU, the system receives commands from a direct access test unit (DATU) and performs line conditioning functions on the test line provided by the pair gain system.

<. Previous

Copyright 2004-2007 FreePatentsOnline com. All rights reserved. Contact ax, Privacy Palicy & Yearns of Use.